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ABSTRACT 
Automatic production of microprocessor assemblers and simulators 
has recently been realized by the ASM/GEN and SIM/GEN systems of Mue- 
ller and Johnson at the Colorado State University.  A modified version 
of these two systems to include an interactive simulator generating ca- 
pability is the subject of this paper. 
Chapter I presents the rationale behind the modification of the 
original systems of Mueller and Johnson.  The interactive and run-time 
debugging features available from a generated simulator of the modified 
versions is illustrated. 
Chapter II is a detailed discussion of the generation techniques 
employed by these systems to produce the desired assembler or simula- 
tor.  The high-level language (FORTRAN) realization of the micropro- 
cessor instruction emulation code is presented. 
Chapter III is a tutorial on using the SIM/GEN system for pros- 
pective users wishing to generate a simulator.  An actual and exist- 
ing microprocessor, the Motorola 6800, is used as example and the ne- 
cessary steps involved in the generation of a simulator for this mi- 
croprocessor are covered.  The CDC 6400 host machine is assumed for 
this actual case study. 
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1.1  Modified ASM/GEN and SIM/GEN 
ASM/GEN and SIM/GEN are a software system comprised of a set of 
FORTRAN program writer modules designed to generate microcomputer 
assemblers and simulators.  Briefly, ASM/GEN is a program that is 
capable of producing a complete assembler for any specified micro- 
computer instruction set.  The resulting assembler uses 2-pass, 
absolute assembly and offers the usual macro facility, conditional 
assembly and a set of useful pseudo-directives.  The counter part 
system, SIM/GEN, produces a simulator for any specified microcomputer, 
excluding I/O interfaces and timing considerations.  The generated 
simulator executes in batch mode, but is capable of providing run- 
time diagnostics in the form of a machine status dump.  This capa- 
bility relates to the *TRACE n pseudo-directive from the assembler 
generated by^ASM/GEN.  The -'TRACE pseudo-directive is used during 
the assembly process to denote a call for a machine status dump at 
a certain point in a program.  An instruction is said to be TRACEd 
if this pseudo-directive immediately precedes it.  A machine status 
dump, depending on the value of n, is performed before the TRACEd 
instruction is executed.  Thereafter, the status dump continues to 
be performed at the end of each instruction execution cycle, until 
a new TRACE level is encountered. 
Specifically, a TRACE level number of n = 0 disables the TRACE 
option.  This means that no further machine status dumps are to be 
performed.  A level of n = 1 causes the contents of the program 
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counter and the instruction register to be displayed.  When n = 2, 
the level 1 displays are performed, and in addition, all registers 
of the simulated machine are also displayed.  When n = 3, a complete 
machine status dump is performed.  This level of tracing displays 
entire sections of the memory configured, the address and data bus 
(a basic assumption of SIM/GEN for all data transfers), time elapsed 
and total instruction count, where the last 8 instructions were exe- 
cuted, as well as the displays at the lower level options. 
It is our belief that while the above-mentioned diagnostic capa- 
bility is no doubt informative and useful to the debugging of the 
simulated program, it suffers from certain inadequacies.  First of 
all, the programmer must determine ahead of time where his TRACE 
points should be inserted.  This implies that at assembly time, the 
programmer must decide on where he wishes to obtain machine status 
dumps.  Secondly, because the simulator executes in a batch mode, the 
trace points are binding at simulation time.  No capability for run 
time control exists on the part of the programmer.  Finally, excessive 
printouts resulting from the machine status dumps will most likely 
occur.  This is especially true of TRACEd loops that become indefinite, 
■a. 
or for complete status dumps (trace level 3) in which the entire mem- 
ory is displayed in addition to the microprocessor state variants. 
More so considering the fact that the machine status dump is performed 
after every instruction execution cycle.  The need to facilitate in- 
creased programmer control over the program simulated and for better 
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run-time debugging tools has led to a modification of the ASM/GEN 
and SIM/GEN generating systems. 
It was first decided that if a simulator was to be truly useful 
to the microprocessor development cycle, programmer interaction must 
exist during simulation time.  Hence, SIM/GEN was modified to gener- 
ate a simulator that could interact with the programmer at a terminal. 
Next, to allow for monitoring at run-time, a new level number was 
introduced to the ''''TRACE n pseudo-directive available from the gener- 
ated assembler in ASM/GEN.  A level number of 4 implies a "breakpoint" 
in the usual understanding of the term:  when an instruction is en- 
countered during execution that was trapped by a ''TRACE 4 pseudo- 
operation, execution is suspended and programmer gains control.  At 
this point, the programmer may input any one of the available commands 
in the simulator.  The available commands allow for: 
- displaying any section of memory; 
- displaying any microprocessor architectural component, such as 
the program counter, the instruction register, the address or 
data bus, registers and so forth; 
- changing the contents of any RAM memory location; 
- changing the contents of any microprocessor architectural 
component; 
- insert or remove breakpoints, or alter the level number of a 
breakpoint (note, that only a level number equal to 4 will 
cause suspension of program execution while all other level 
_ 4 _ 
\ 
numbers simply cause a machine status dump and proceed with 
execution); 
- resume or halt execution, at the next logical location or at 
some other desired location; 
The complete list of commands that may be used by the programmer using 
a simulator generated from SIM/GEN appears in the next section.  In 
view of the ability to selectively dump sections of memory, the level 3 
trace was reduced to a machine status dump which included all the dis- 
plays mentioned earlier, except for the display of all of memory. 
Lastly, all machine status displays (levels 1-3) would be performed 
only at the encountered instruction, and not at every instruction - 
thereafter. 
The net result of a modified SIM/GEN is a simulator that offers 
the programmer a better debugging tool in the microprocessor software 
development process. While retaining the machine status displays 
previously available from the batch simulator, a simulator generated 
from the modified SIM/GEN will also allow for the interactive features 
described.  Program monitoring and control have been achieved consid- 
erably. 
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1.2 Available commands from generated simulator 
A separator is either a blank or a comma.  Values are all assumed 
to be hexadecimal, while register numbers decimal. 
Command      -  Explanation/syntax 
B - display address and data bus; 
PC - display program counter; 
IR - display instruction register; 
ST - display hardwired stack; 
SRn - display special register n (no separator); 
GRn - display general register n (no separator); 
T - display total time elapsed, no. of instructions; 
H - display available commands; 
S -  halt simulation run; 
G -  resume simulation run at current value of program 
counter; 
/ n -  remove the nth breakpoint (separator required, 
default is n=current breakpoint encountered); 
* addr n     -  insert an nth level (n between 1 and 4, default=4) 
*TRACE at addr; 
L -  list all breakpoints and their level numbers; 
display current location; 
display current location and next; 
... -  display current and next 2 locations; 
D addrl addr2 -  display memory locations addrl to addr2, inclusive; 
addr2 is optional (separators required); 
C arg hexval  -  change arg to the hexadecimal value hexval; 
arg may be any one of the ff: 
AS  = address bus, 
DS  = data bus, * 
PC  = program counter, 
SP  = stack pointer, 
ST  = top of hardwired stack, 
SRn = special register n, 
GRn = general register n; 
If not any of the above, arg is assumed to be a 
hexadecimal value denoting some memory location 
to be altered to contain hexval; 
Sixteen (16) breakpoints is the maximum number allowed for by the 
generated simulator. 
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1.3  Example using the modified GEN systems 
An assembler for the Motorola 6800 microprocessor may be generated 
using the set of inputs shown in Appendix A.  The generation run list- 
ing is shown on the following pages.  For the sake of clarity, the 
translation classes specified to ASM/GEN are based on the 7 different 
addressing modes of the Motorola 6800 microprocessor (with accumulator 
and implied addressing combined into class 1, and with immediate 
addressing broken down into 2 translation classes:  class 4 for 1-byte 
operands, class 5 for 2-byte operands).  In the last chapter, a tutor- 
ial is presented for generating the simulator.  The intention of this 
section will be to show the reader what the generated simulator looks 
like. 
The subroutine shown is assembled using the generated assembler 
and is taken from (3).  It is entered with the Index Register, IX, 
containing the address of the most significant byte of the multipli- 
cand.  Register A contains the most significant byte of the multiplier 
and register B the least significant byte of the multiplier.  The 
multiplicand and multiplier are treated as 16-bit unsigned numbers. 
A 16-bit product is generated in A and B.  If the product is larger 
than 16 bits, only the least significant bits are retained. 
Algorithm used is as follows: 
Initial partial product (PP) = multiplier. 
Repeat the following 16 times: 
MULT10:     Shift left, arithmetic, PP. 
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12   - 
Examine next bit of multiplicand (starting with most 
significant bit). 
If 0, branch to MULT10. 
Add multiplier to PP. 
Branch to MULT10. 
To insure that "entry" into the subroutine is proper, a *TRACE 4 
directive is inserted at the first executable instruction at assembly 
time (in our case of the Motorola 6800, this is at location 128 decimal 
= 80 hexadecimal = first ROM word).  The following conditions must be 
satisfied: 
(1) the stack pointer (SP) must point to a RAM location as the 
next available position on the stack; 
(2) the return address must be kept on the stack with the high 
order byte above the low order byte (a 16-bit address); 
(3) multiplier and multiplicand test values must be established 
using the change command; 
The return address (arbitrarily we select the subroutine itself) is 
stored in locations 126 and 127 decimal (7E and 7F hexadecimal), so the 
stack pointer must point to 125 (7D hexadecimal).  When execution 
reaches location 8E, we wish to view the status of the stack and the 
contents of the stack pointer (SP) and index register (SR2, special 
register 2 as declared to SIM/GEN).  So a breakpoint is inserted.  The 
last breakpoint will merely call for a level 2 machine status dump and 
resume the execution.  This status dump will display all the special 
registers including the A and B accumulators, which were declared as 
special registers 0 and 1 respectively.  Note that this subroutine uses 
- 13 - 
♦TRACE 4 (DEBUG) 
BREAKPOINT NO. i AT:     BO 
C SP 7D 
SP 
MEMORY BASED STACK POINTER= 
SR2 
SREG 2= 0 
C 1 11 




C SRI A3 
SRO 
SREG 0= 0 
SRI 
SREG 1= A3 
* 8E 4 
BREAKPOINT INSERTED. 
* ?E 2 
BREAKPOINT INSERTED. 
L 
NO.  BREAKPOINT  *TRACE LEV. 
1. 80      4 
o # 8E      4 
3. 9E      2 
7D 
*TRACE 4  (DEBUG) 
BREAKPOINT NO. 2 ATt       8E 
SP 
MEMORY BASED STACK POINTER= 












C 7F 80 




BREAKPOINT AT 8E REMOVED 
G 






SREG 0= A 
SREG 1= D3 
SREG 2= 79 
SREG 3= 0 
SREG 4= 0 
SREG 5= 0 
SREG 6= 1 
SREG 7= 0 
SREG 8= 0 
RETURN FROM SUBROUTINE 
♦TRACE 4 <DEBUG) 
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the memory-based stack as a work area (5 bytes following the return 
address). 
2.1 The generating processes 
This chapter is concerned with the generation process of ASM/GEN 
and SIM/GEN.  It is best to begin the description of the generation 
process by directly quoting the original authors: 
The actual program to be generated was written as a 
"skeleton routine", that is, the program was complete 
except for the constants defining the target machine's 
architectural dimensions and particulars that are 
11
 filled-in" from the user input.  Within the skeleton 
are "markers" indicating that user input is required to 
complete a missing part at the marked point.  The gen- 
erating process then becomes a matter of first copying 
the skeleton to some disk file, and then having the gen- 
erator transfer the skeleton to another file, card by 
card, filling in the missing parts with user-provided 
data at the appropriate places.  The latter file would 
contain the complete module upon termination.  Diagnos- 
tics are included to aid in correction of syntax errors, 
however, cases of misformatted values can result in a 
complete module with incorrect machine specifications. 
The generating process therefore consists of a single, strictly 
sequential pass over the associated skeleton units, inserting the 
appropriate FORTRAN code to the resulting file between "markers".  An 
essential characteristic of the generators is that it is always aware 
of the context in which the generation process is in.  This is largely 
dependent on the ordering of the routines within the skeleton unit. 
In point of fact, the program structure of the GEN systems reflects 
this to a very high degree. 
Another characteristic is the separation of the target machine' 
specifics (termed by the original authors as the variants) from the 
machine-independent aspects of the generated program (invariants).  The 
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variants are user input at generation time while the invariants reside 
on the skeleton units.  Only those routines within the skeleton unit 
that are target-machine dependent in some aspect need be "marked", 
signifying to the generator that some insertion (or in some cases, a 
skip) into the current-routine is required.  It may come in the form of 
a COMMON statement, or a DATA statement (as is frequently the case), or 
several lines of FORTRAN statements (typically, assignment or computed 
go-to statements).  A dollar sign '$' is used for a marker. 
2.2  The ASM/GEN generating process 
There are 2 skeleton units to this generator.  The first is nearly 
a straightforward and completely pre-written skeleton, with only the 
last 2 that need "filling in".  The first routine is a 1-parameter sub- 
routine (OPCODE) which in the formal view represents the semantic 
routine invoked by the lexical analyzer when it is sensed that the 
current input symbol is that of an operation code mneumonic.  To be 
more specific, the generated subroutine OPCODE actually takes the form 
of a computed go-to statement in FORTRAN, each branch of which is a 
CALL statement to the appropriate translation class processing sub- 
routine.  Recall that the user input to the ASM/GEN system a-lso 
requires a grouping scheme such that in any group (called a translation 
class) all instructions shall have exactly identical instruction length, 
operation code length, total number of operand fields, as well as 
operand field length.  That is, an instruction may be thought of simply 
as being made up of a string of bit-encoded fields and generally 
- 16 
assumes the structure: 
OPCODE 0PR1  0PR2 ... OPRn 
In every translation class, these fields would have identical bit- 
width for all instructions.  Hence, all that needs to be known from 
i 
the user are the OPCODE values and bit-widths for all fields.  Return- 
ing to the 1-parameter subroutine OPCODE, we are now aware of its 
function:  invoke the subroutine to process (i.e., extract operand 
fields and generate the bit string) an instruction, given the opcode 
value.  What is actually passed is the position of the opcode mneumonic 
in the symbol table (which is, of course, built up during the genera- 
tion).  The computed go-to statement will actually be preceded by a 
statement that calculates the translation class number for the opcode 
in question, using the position parameter passed.  There will be as 
many branches in the computed go-to as there are translation classes 
specified during generation.  The subroutine for processing a parti- 
cular translation class has yet to be generated of course, and this 
is where the other skeleton unit comes in. 
The other routine remaining within the first skeleton unit 
requiring code insertion is the initializing routine which takes the 
form of a BLOCK DATA.  Into this routine is inserted a series of DATA 
statements that initializes 2 tables:  the first (collectively grouped 
under the COMMON /SYMTAB/ block) is the global symbol table to be used 
by the lexical analyzer for reserved symbol recognition and also for 
storing user-defined symbols during assembly; the second (grouped 
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under the COMMON /OPMAP/ block) is an opcode-to-translation-class- 
number mapping table for use by the subroutine OPCODE just mentioned. 
The second skeleton unit constitutes the main body of a sub- 
routine corresponding to a translation class processor (to reiterate, 
the process being extract operand fields and generate bit string). 
It is therefore "scanned over" as many times as there are specified 
translation classes.  This is not to be confused with our earlier 
statement that the generating process is a single, strictly sequential 
pass over the skeleton unit.  What must be observed is that if 7 trans- 
lation classes were specified by the user, then seven translation 
class subroutines:  CLAS1, CLAS2 ... CLAS7 must be generated.  There 
is 1 parameter passed to each of these and is the opcode value corre- 
sponding to the opcode mneumonic, sensed by the lexical analyzer, 
which invoked the OPCODE subroutine (passing to it the opcode value's 
position in the /OPMAP/table), which in turn calculated the class 
number and invoked the corresponding CLAS subroutine. 
The code inserted into this skeleton unit consists of first 
generating a subroutine header of the form SUBROUTINE CLASi, where i 
is the class number, followed by 3 DATA statements (at second insertion) 
specifying the instruction length, opcode and operand field bit-width 
and relative bit position.  The remainder is completely identical in 
all translation classes except when the "field-swap" option is used. 
In this special instance, an extra 5 lines of code to perform the swap 
are included. 
- 18 - 
To summarize, the ASM/GEN generating process consists of the 
following steps: 
(1) Read user inputs 
(2) Transfer skeleton unit 1 until marker 
(3) Do the following NCLAS times, where NCLAS is the number of 
translation classes that the user specified in his input: 
(3.1) Position to start of skeleton unit 2 
(3.2) Output a SUBROUTINE CLASi header, where i is the 
iteration count for this loop; 
(3.3) Transfer skeleton unit 2 until marker; 
(3.4) Output DATA statements to initialize the instruction 
length, opcode and operand field length and bit-width; 
(3.5) Output field-swap code, if user specified it for this 
class; else skip over it; 
(3.6) Transfer skeleton unit 2 until marker; 
(4) Transfer skeleton unit 1 until marker; 
(5) Output computed go-to statement with NCLAS branches, each 
branch being of the form: 
i CALL CLASi (OPMAP (POS)) 
where i progresses from 1 to NCLAS; 
(6) Output and END statement to complete the generation of the 
subroutine OPCODE; 
(7) Transfer skeleton unit 1 until marker; 
(8) Output COMMON /OPMAP/ statement to dimension this table, 
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based on the total number of opcodes; dimension will be 2 
times opcode (1 for opcode value and 1 for class number 
for this opcode value); 
(9) Transfer skeleton unit 1 until marker; 
(10) Output DATA statement to initialize the symbol tables 
/OPMAP/ and /SYMTAB/; 
(11) Output END statement to wrap up the BLOCK DATA; 
In the outline above, "transfer" implies the line by line transfer 
from the skeleton unit to the resulting file, while "output" implies a 
formatted WRITE to the resulting file.  The special case at (3.5) in- - 
volves some 5 lines of FORTRAN code to accommodate the field-swap 
option for certain translation classes.  The modified version selec- 
tively generates these lines in the sense that they are "skipped over" 
(skeleton unit is read, but not followed by a write to the resulting 
file) if the option is not chosen.  This results in a shorter sub- 
routine for the translation class under consideration.  A pictorial 
view of the steps involved in the ASM/GEN generation is shown on the 
following page. 
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resulting file skeleton unit 2 
PROGRAM ASSEM . (FORTRAN 
. . .       (2)     . declarations) 
SUBROUTINE CLAS1 (3.2) 
$ 
DATA bit-width 
(3.3)    . (field swap 
code) 
(3.4)  $ 
(field-swap code)        . (generate bit- 
string code) 




...       (4) 
GO TO (1,2, ...) 
...       (5) 
END (6) 
BLOCK DATA 




DATA SYMTAB (10) 
END (11) 
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2.3  The SIM/GEN generating process 
The generating process for a complete simulator involves at 
least 3 different steps and is quite different from ASM/GEN.  Following 
the top-down modular approach, SIM/GEN1s generation process is again 
best described by the original author's statements: 
The operation of all modern general-purpose digital 
computers is based onythe repetitive sequence of 
FETCHing the next instruction, DECODEing it, and 
invoking the proper operations that EXECUTE the 
instruction.  The initial goal of generating a simu- 
lator was divided into three subtasks:  Those of 
generating a FETCH module, a DECODE module, and an 
EXECUTE module.  The FETCH and DECODE are both well- 
defined and small enough to not have to be broken 
down further.  EXECUTE, however, spans a wide var- 
iety of tasks and appeared to be far too extensive 
to be handled by a single unit. 
The technique to treat that EXECUTE phase was to 
group the instruction set into classes in which all 
the instructions in a particular class matched iden- 
tically in their component bit structures.  That is, 
all instructions with an opcode of length 1, operand 
field one of length j, operand field two of length k, 
etc., and which all have m operand fields would be 
grouped in a single class.  The DECODE routine could 
determine which class the instruction belonged in, 
branch to that module, and then decoding of the oper- 
and parts could be done at the start of the module 
without regard to which instruction in the module 
was being executed.  This seemed to be an effective 
solution and required that the user define only one 
module at a time, totally independent of the remain- 
der of the system. 
In the current version of SIM/GEN, these 3 subtasks have been 
labelled the MEMORY, DECODE and XECUTE modules, with MEMORY having 
the identical function of the FETCH module described above (from an 
earlier version).  The basic philosophy behind the generating process 
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remains the same:  transferring the skeleton unit to the resulting 
file, taking the appropriate action between "markers" in the form 
of code insertion & deletion (2.1). 
In the remainder of this chapter, the term insertion will always 
be taken to mean the outputting of FORTRAN code to the resulting file. 
Insertion has already been used at the ASM/GEN generation and is always 
assumed to occur at the skeleton unit markers ('$' is used throughout). 
Deletion will be taken to mean the action of "skipping over" portions 
of the skeleton unit.  That is, a read of the skeleton unit not 
followed by a write (transfer) to the resulting file.  Quite often, 
the word 'skip' will also be used in this context.  Deletion is used 
where the skeleton unit contains segments of code that are mutually 
exclusive, the segment to be chosen being dependent entirely on the 
user input specifications.  As an example, consider the fact that one 
of the routines present in the skeleton unit of the MEMORY module 
manipulates the hardwired stack.  If the simulated microprocessor does 
not have this option, there would be no need to include this routine 
in the resulting file.  A skip over this segment of code is therefore 
necessary at the point where the stack utilities are generated. 
2.4 The MEMORY module generator 
Target machine dependent routines are generated by the MEMORY 
module generator.  These routines involve memory references, data 
transfers to and from memory assuming a bus organization, memory 
addressing, stack manipulation and machine status displays.  The 
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skeleton unit for this module generator consists of the following 
routines: 
(1) RDMEM - function to read contents of memory at address 
bus to the data bus. 
(2) WRMEM - subroutine to write contents of the data bus into 
memory specified by the address bus. 
(3) ROM - function to check for memory type. 
(4) VIRMEM - virtual address mapping function. 
(5) MEMDMP - display memory contents subroutine. f 
(6) PUSH - push data onto stack routine. 
(7) PULL - pull data off stack routine. 
(8) GETSTK - return data off hardwired stack routine. 
(9) STATUS - machine status display routine. 
(10) DGREG - display general register routine. 
(11) DSREG - display special register routine. 
(12) DSTK - display hardwired stack routine. 
(13) CHANGE - alter memory or hardware component routine. 
(14) IHEX, BINSER, XOR - display utilities routines. 
(15) BLOCK DATA - initializing routine. 
Routines (l)-(5) deal with memory references and data transfers. 
The insertions performed on these routines are the memory dimensions, 
memory word size, memory segment type and memory segment boundaries. 
These come in the form of COMMON statements for the MEMORY array, which 
must be dimensioned to the total number of words that comprise the 
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simulated memory configuration, and DATA statements for the memory 
segment boundaries and memory type for each segment.  Only FORTRAN 
declaratives are inserted into these 5 routines.  The exception to 
this is the ROM function.  If no Read Only Memory segments were 
declared, the entire body of the routine is skipped, and replaced by 
a single assignment statement:  ROM = .FALSE. 
Routines (6)-(8) are stack manipulation routines.  A three-way 
decision is made by the generator at this point.  If no stack facility 
is declared, these 3 routines are skipped.  If a memory-based stack 
is declared, the first 2 are generated, but the third skipped, and if 
a hardwired stack is declared, all 3 routines are generated.  Code 
insertion involves either a memory data transfer sequence, or a hard- 
wired stack data transfer.  In the former case, the PUSH routine uses 
the bus structure to store data onto the stack (which is memory based) 
and so the following code is inserted: 
data bus    = word to be pushed (parameter) 
address bus = stack pointer 
CALL WRMEM. 
If a hardwired stack was declared, the code insertion first requires 
that a COMMON statement be generated to allocate a separate area of 
storage (named STACK) for the hardwired stack.  It is naturally dimen- 
sioned to the stack depth which must be specified by the user.  Then 
the simple assignment statement 
STACK (stack pointer) -  word to be pushed (parameter) 
is inserted.  In both cases, the decrementing of the stack pointer 
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following the actual push operation is part of the skeleton routine. 
In fact, that line of code immediately follows the marker where the 
PUSH code is inserted. A similar situation exists for the PULL 
routine. 
Routines (9) to (13) involve combined insertions and deletions. 
Insertions are entirely the FORTRAN declaratives that dimension the 
register arrays, the memory array and several other counters (i.e., 
total number of special registers).  The deletions are mainly con- 
cerned with the display function at the interactive level.  For 
example, the body of the DSTK subroutine contains 2 segments of code: 
a first segment loops through the hardwired stack, converting each 
location to display format, and displays it.  The other segment is 
merely a WRITE statement with a diagnostic message that no hardwired 
stack was declared for the simulated machine.  Depending on the user 
declaration, the appropriate segment is skipped during the generation. 
A similar situation exists for the DGREG and DSREG routines.  The 3 
routines at (14) are print utilities, while the last (15), is used to 
initialize all the microprocessor's architectural properties in the 
form of counters, flags, and arrays.  This completes our discussion of 
the MEMORY module generator. 
2.5  The DECODE module generator 
Generated by the DECODE module generator are: 
(1)  LOADRM - absolute loader to read load file created by the 
generated assembler and begin execution. 
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(2) FETCH, OPRDEC - instruction fetch routines. 
(3) TRACE - trace manager that checks for occurrences of *TRACEd 
locations in the simulated program. 
(4) GETKH, GETSYM, TYPSYM, EQL, GETHEX, NUMER, NUMERH, SORT, 
XCHANG - utilities required to interactively communicate 
with a user at a terminal.  These routines were additions 
in the modified SIM/GEN and have to do with the command 
processing for a *TRACE 4 breakpoint. 
(5) DECODE - routine to extract instruction opcode and branch 
to the proper execution class. 
Code insertion occurs only at one point in the skeleton unit and 
is at the subroutine DECODE.  This parallels the 2 routines in the 
first skeleton unit of the ASM/GEN system:  OPCODE and BLOCK DATA.  As 
a matter of fact, they are identical:  the table generated by the DECODE 
module is also an opcode-to-execution class mapping function.  This 
table is used to calculate the execution class (translation class equi- 
valent of SIM/GEN) number after which the branch to the proper execu- 
tion class is taken.  Like subroutine OPCODE of the ASM/GEN skeleton 
unit, a computed go-to statement is generated, each branch of which 
is a call to the execution class processor (as against translation 
class processor in ASM/GEN).  It is in the execution class processing 
subroutine where the simulation of the fetched instruction takes place. 
These subroutines are generated by the third and last module generator 
of the SIM/GEN system -- the XECUTE module. 
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Between the code insertion for the opcode table and the generated 
computed go-to, are also inserted several lines of FORTRAN code that 
first extract the opcode from the instruction register.  Different 
lines of code will appear, depending on whether the simulated machine 
has fixed-size or variable-size operation codes.  In any case the 
extract code is followed by a calculation of the execution class number 
(using a binary search routine BINSER, generated in the MEMORY module, 
on the inserted opcode table).  This is then followed by the branch to 
the proper execution class. 
2.6  The XECUTE module generator 
In this last component of the SIM/GEN system are produced the 
emulation code for a certain execution class of instructions.  As 
previously noted, an execution class to SIM/GEN is what a translation 
class is to ASM/GEN, and both names really mean the same thing.  What 
is quite different to the generators is the processing that follows: 
ASM/GEN generates the necessary code to produce the bit-string for the 
assembled instruction, while SIM/GEN must generate the code to simulate 
the instruction.  The latter task is certainly a more complicated one. 
An Instruction Definition Language (IDL) was designed to allow the user 
to describe a microprocessor instruction set to SIM/GEN.  An IDL 
processor, which is part of the XECUTE module generator, translates 
the user's IDL statements into the equivalent FORTRAN statements.  We 
quote from the SIM/GEN user's reference manual: 
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"IDL is an assembly-like language consisting of 
microlevel operators and architectural component oper- 
ands which enable the user to emulate the functions of 
a microprocessor's instruction set.  It can be viewed 
as a simulator microprogramming language in that it 
provides a convenient medium for specifying the micro- 
instructions whose results define the function of the 
machine instruction.  Its operations represent those 
typically found in the functional unit(s) of micro- 
computer Arithmetic-Logic Units in addition to simple 
data transfers.  The operands offered are typical 
storage elements, some with a dedicated duty (such 
as the Program Counter and Stack Pointer Register) 
and others more flexible and general-purpose such as 
General Registers, Address and Data Busses and Memory." 
"The power of using IDL for instruction micropro- 
gramming lies in the high degree of similarity between 
its notations and those found in a representative vendor 
microprocessor description manual.  It, therefore, 
allows the user to readily transfer the vendor's de- 
scription of the instruction to SIM/GEN which greatly 
simplifies the process.  IDL descriptions are totally 
sequential, with a conditional IF construct provided 
for conditional execution of blocks of IDL statements. 
Subroutines may be defined to eliminate the need for 
coding redundant functions common to groups of machine 
instructions (e.g., status bit settings on Arithmetic 
Logic instructions, address computations for external 
referencing, etc.)." 
The skeleton unit to the XECUTE module generator parallels the 
second skeleton unit to ASM/GEN.  A difference exists at the process- 
ing level of the generators:  whereas ASM/GEN produces the translation 
class subroutines in a single run, the XECUTE module generator of 
SIM/GEN can only produce one execution class subroutine per run.  So 
if n execution classes are involved, n runs of XECUTE are necessary 
to complete the generation.  The XECUTE processing consists of the 
following steps: 
(1)  Output SUBROUTINE CLASi header, where i is the execution 
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class number in question. 
(2) Transfer skeleton unit until marker. 
(3) Insert user-input dependent declaratives (the only ones 
being general and special register count, which are part 
of the input to XECUTE). 
(4) If this execution class has no operand fields, skip until 
marker is encountered. Otherwise, transfer skeleton unit 
until marker and generate the index calculation code. 
(5) Generate a computed go-to statement with m branches, if 
there are m instructions in this class. 
(6) Process instruction definitions. 
(7) Process subroutine definitions. 
The code that is either skipped over or transferred to the 
resulting file at step (4) is the operand extraction code.  An assump- 
tion here is that the generated execution class subroutines are entered 
only with the opcode fetched into the instruction register.  So oper- 
and fields must first be extracted.  This is followed by the index 
calculation code for the instruction to be simulated.  The branch to 
the simulation code for that instruction is then taken by way of the 
computed go-to statement using the earlier calculated index.  When all 
instructions have been processed, user-defined subroutines are checked 
and processed similarly by the IDL processor.  Each user-defined sub- 
routine will result in exactly 1 FORTRAN subroutine.  A diagram of the 
XECUTE module generation is shown below: 
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XECUTE skeleton module resulting file 
SUBROUTINE CLASi (1) 
(FORTRAN declarations) (2) 
(FORTRAN declarations to 
dimension register arrays) (3) 
(extract operand code) 
(4) 
(calculate instruction index code) 
GO TO (2, 3, ... m) index        (5) 
(instruction emulation 




in FORTRAN equivalent)        (7) 
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2.7  The IDL processor 
Central to the simulator generating process is the generation 
of FORTRAN statements that emulate a microprocessor instruction. 
Since user input consists of IDL statements, an IDL syntax recognizer 
and translator is required.  This section will present the generation 
techniques involved in the IDL processing. 
The first component to the IDL processor comes in the form of 
the scanner for IDL operands (note, at this point, that IDL operations 
are recognized separately and at another higher logical level), im- 
plemented as subroutine OPSCAN in the XECUTE generator program GENXEC. 
When called, OPSCAN will translate an input token, assumed to be an 
IDL operand, into its FORTRAN form.  It is worth recalling that the 
card by card image processing assumption simplifies the task somewhat. 
The following table shows the generated outputs corresponding to the 
available IDL operands: 
IDL operand   generated output 
ABUS        ABUS (address bus) 
DBUS        DBUS (data bus) 
GREGi       GREG (i + 1)     (general   register i) 
GREG.i      GREG (OPR(i+l) )  (general register number at operand 
field i) 
IMMi OPR (i + 1) (immediate operand field i) 
PC . PC (program counter) 
STACKP STACKP (stack pointer) 
STACK STACK (STACKP) (top of hardwired stack) 
TEMPi TEMP (i + 1) (temporary register i) 
SREGi SREG (i + 1) (special register i) 
There is a current character pointer into the card image being 
processed, and is moved forward or backward depending on the processing 
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stage involved.  The IDL operator recognizer is simply a checker for 
those keywords that indicate an IDL operation.  Every IDL statement 
begins with an IDL operator, such as MOVE, ADD, IF, etc. (see page 109, 
manual, for a complete list). 
Consider the simple IDL statement 
ADD   SREGO   SREGO   DBUS. 
Assume now that  the card image pointer has been left at the blank 
following 'ADD1, SO the operator has been sensed at some stage in the 
processing.  The rest of the processing is as follows: 
card pointer   IDL processor action    generated output 
after 'ADD' CALL OPSCAN SREG(l) 
after 1st 'SREGO1       emit '=' 
CALL OPSCAN SREG(l) 
after 2nd 'SREGO'       emit '+' + 
CALL OPSCAN DBUS 
The generated FORTRAN statement is thus 
SREG(l) = SREG(l) + DBUS. 
Constants are also processed by OPSCAN and converted to integer 
display format.  The machine dependent functions like AND, OR, XOR, 
translate into statement function calls.  In what follows, the FORTRAN 
implementations for each of the IDL operations are described. 
CLEAR opr. 
This takes the obviously simple FORTRAN statement 
opr = 0. 
COMONE  oprl  opr2 
The resulting FORTRAN statement is 
oprl = -opr2. 
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COMTWO  oprl  opr2 
This has the FORTRAN statement 
oprl = -opr2 + 1. 
CONCAT  oprl  opr2  (n)  opr3 
This has the FORTRAN statement 
oprl = (opr2 * (2 ** n) ) + opr3. 
DECR opr 
This has the FORTRAN statement 
opr = opr - 1. 
DISPLAY text 
This has the FORTRAN statement 
WRITE (6, m) 
m   FORMAT (xxH text) 
IF  oprl  relop  opr2 
This has the FORTRAN statement 
BOOL = oprl .relop. opr2 
where .relop. is any one of:  EQ, NE, GT, GE, LT, LE. 
The subsequent IDL statements processed are of the form 
IF (BOOL) FORTRAN equivalent of IDL statement until an 'ENDIF' 
statement is encountered. 
INCR opr 
This has the FORTRAN statement 
opr = opr + 1 
MOVE  oprl  opr2 
This has the FORTRAN statement 
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oprl = opr2 
PUSH opr 
This has the FORTRAN statement 
CALL  PUSH(opr) 
PULL opr 
This has the FORTRAN statement 
CALL  PULL(opr) 
Note that PUSH and PULL are subroutines generated by the MEMORY 
module generator. 
RE ADD 
This has the FORTRAN statement 
ITMP -  RDMEM(X) 
where X is some dummy argument (RDMEM is a statement function 
generated in MEMORY). 
READI 
This has the FORTRAN statements 
ABUS = RDMEM(X) 
ITMP = RDMEM(X) 
SET opr 
This has the FORTRAN statement 
opr = 2 ** MEMSIZ - 1 
Note that MEMSIZ is a COMMONed variable that is initialized in 
the BLOCK DATA generated by the MEMORY generator module. 
SHLC  oprl  opr2  n 
This has the FORTRAN statement 
- 35 - 
oprl = MOD (opr2 * (2 ** n), 2 ** MEMSIZ) + opr2/(2 ** (MEMSIZ - n) ) 
SHLL oprl  opr2  n 
This has the FORTRAN statement 
oprl = MOD (opr2 * (2 ** n), 2 ** MEMSIZ) 
SHRA oprl  opr2  n 
This has the FORTRAN statement 
oprl = opr2/(2 ** n) + 
(opr2/(2**(MEMSIZ - 1))) * ((2 ** n) - 1) * 
(2 ** (MEMSIZ - n)) 
SHRL  oprl  opr2 n 
This has the FORTRAN statement 
oprl = opr2/(2 ** n) 
WRITED 
This has the FORTRAN statement 
CALL WRMEM 
WRITEI 
This has the FORTRAN statements 
IDUM = DBUS 
ABUS = RDMEM(X) 
DBUS = IDUM 
CALL  WRMEM 
In the Shift instructions, n need not be a constant; it may be 
any valid IDL operand.  The DUMP operator becomes a CALL STATUS (3) 
statement, while the HALT is a STOP statement. 
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3.1  Introduction 
This chapter will acquaint the prospective user of the SIM/GEN 
system with the entire simulator generating process by way of an 
example.  A minimum configuration for the Motorola 6800 microcomputer 
system is chosen for this purpose.  Since SIM/GEN does not take into 
account the I/O interface of any microcomputer system, the minimum 
configuration mentioned will not include such components as the 
Peripheral Interface Adapter or the Asynchronous Communications 
Interface Adapter of the Motorola 6800 family.  Furthermore, certain 
instructions of the "interrupt" type in the instruction set of this 
microcomputer system will be ignored.  The Motorola 6800 system to be 
considered will therefore consist of 128 bytes of Read/Write memory 
(RAM), 1024 bytes of Read Only memory (ROM), and the microprocessing 
unit (MPU).  Frequently, reference will be made to particular pages 
of the SIM/GEN user's manual, so the reader is urged to have this 
document on hand. 
To obtain a complete simulator for any microprocessor under 
consideration, 3 distinct and separate components of the SIM/GEN 
system must have been executed to successful completion.  These com- 
ponents, called generator modules, are the MEMORY, the DECODE and 
the XECUTE modules.  Each is associated with a user specified set of 
inputs, and a pre-written set of routines called a skeleton unit. 
SIM/GEN requires that the MEMORY and DECODE modules be run success- 
fully at least once, while the XECUTE module must run successfully 
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a certain number of times depending on the number of execution 
classes.  The details of this will be taken up later.  The overall 
view of SIM/GEN is illustrated in Figure 1. 
3.2 The Motorola 6800 microprocessor 
The Motorola 6800 microprocessor (hereafter abbreviated M6800) 
is an 8-bit machine with 2 general purpose, 8-bit accumulators 
labelled ACCA (the A accumulator) and ACCB (the B accumulator). 
These are used to hold operands and results from arithmetic-logic 
operations.  There are also 3 special-purpose, 16-bit registers for 
use by the programmer:  the Program Counter (PC) contains the address 
of the instruction currently being executed; the Index Register (IX) 
is used to store data or a 16-bit memory address for the indexed mode 
of addressing; the Stack Pointer (SP) points to a memory location 
that forms the "top" of a pushdown/pop-up store.  In the case of the 
M6800, this is an area of memory set aside by the programmer for use 
as a stack.  Normally, this must be a random access (Read/Write) 
type memory.  Finally, an 8-bit Condition Code register is also 
available for the testing of conditions resulting from the last 
operation.  Only the low 6 bits of this 8 bit register are used, 
whereas the high order two are always set to ones.  The testable 
conditions are as follows: 
Bit 0 (C) - the Carry bit from bit 7 of any applicable operand 
result; set or cleared depending on operation. 
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FIGURE   1. 
The Simulator Generating Process   (Reprinted, 
SIM/GEN User's  Reference Manual,  Version  5.3) 
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Bit 1 (V) - the Overflow bit; set when operation resulted in 
two's complement overflow, cleared otherwise. 
Bit 2 (Z) - the Zero bit; set when result was zero. 
Bit 3 (N) - the Negative bit; 
Bit 4 (I) - the Interrupt bit; for our purposes, not much will 
be said of this bit since this has to do with timing. 
Bit 5 (H) - the Half-carry bit from bit 3; 
The setting or clearing of these bits generally depend on the 
type of instruction executed.  Most often, arithmetic-logic type 
instructions affect the H, N, Z, V, & C bits.  The Half-carry bit, 
for instance, is affected only by 3 instructions:  ADDA (add accumu- 
lator with memory), ABA (add accumulators), and ADC (add accumulator 
with carry).  The branch instructions all leave these bits unaffected. 
The Motorola Programming Manual contains a complete table of Boolean 
formulas for calculating these bits based on the operand(s) and the 
result.  We shall have occasion to use these in a latter part of this 
tutorial.  The architectural properties mentioned so far are summar- 
ized on Figure 2. 
3.3  The Motorola 6800 Instruction Set 
There are a total of 72 different instructions for the M6800, 
with 7 addressing modes.  Included are binary and decimal arithmetic, 
logical, shift, rotate, load, store, branch, interrupt (ignored as 
fair as SIM/GEN here is concerned) and stack manipulation instructions, 
These 7 addressing modes are somewhat arbitrary, because certain 
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instructions admit only certain addressing modes.  The branch 
instructions, for example, admit only the relative mode and no 
other.  The seven modes are as follows: 
Accumulator addressing:  In accumulator mode, either accumulator 
A or B is implied in the operation.  These are 1-byte instructions. 
Implied addressing:  These are 1-byte instructions in which the 
operand(s) is(are) implied by opcode.  These are actually similar to 
the Accumulator mode, except that operands other than ACCA or ACCB 
are implied.  As an example, consider the PULA instruction (PULL data 
into ACCA).  This is a stack manipulation instruction that will add 1 
to the contents of the Stack Pointer, and load the contents of the 
memory location pointed to by the SP into accumulator A.  Both ACCA 
and the stack pointer are implied in the instruction. 
Immediate addressing:  In this mode, the operand is contained in 
the second byte of the instruction, except for 3 instructions:  LDS 
(load Stack Pointer), LDX (load Index Register) and CPX (compare 
Index Register).  For these 3 instructions, the operand is contained 
in the second and third bytes of the instruction.  Hence, an instruc- 
tion in the immediate mode of addressing may be 2 or 3 bytes in 
length as noted. 
Direct addressing:  In direct addressing, the address of the 
operand is contained in the second byte of the instruction.  This 
allows for direct addressing of the first 256 memory locations. 
Accordingly, enhanced execution times are achieved by storing the 
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most frequently used data in these locations (zero through 255). 
These are 2-byte instructions. 
Extended addressing:  When the address of the operand is greater 
than 255, i.e., when it is desired to address memory locations that 
are not among the first 256 locations, extended addressing is used. 
Naturally enough, these are 3-byte instructions and the address of 
the operand is made up of the second and third bytes of the instruc- 
tion:  the second byte making up the high order 8 bits and the third 
byte making up the low order 8 bits of the resulting 16-bit address. 
This represents an absolute location in memory. 
Indexed addressing:  In indexed addressing, the address contained 
in the second byte of the instruction is added to the Index Register's 
lowest 8 bits.  The carry is then added to the high-order 8 bits of the 
Index Register.  The result is used to address memory.  Note, that this 
is actually adding an offset that is at most 255 in magnitude. This is 
an unsigned value.  The Index Register is not affected when this mode 
of addressing is used, since the effective address resulting from the 
addition of the 8-bit offset is held in some temporary address regis- 
ter.  These are also 2-byte instructions. 
Relative addressing:  In relative addressing, the address contain- 
ed in the second byte is treated as a signed, 7-bit value.  This is 
added to the Program Counter's lowest 8 bits, plus two.  The carry or 
borrow is then added to the high 8 bits.  This allows for addressing 
data within a range of -125 to +129 bytes of the present instruction. 
- 43 - 
The only instructions that admit this mode (and only this) are the 
branch instructions.  An obvious limitation exists:  if one wishes 
to branch on certain testable conditions (of the condition code 
register), one cannot directly do so if the desired location is not 
within the range just described.  These are also 2-byte instructions. 
The M6800 has fixed-size opcodes of 8 bits/opcode.  Taking into 
account all the valid addressing modes for every instruction, there 
are actually 197 instructions in the instruction set of the M6800. 
These are summarized in Figures 3.1 through 3.4.  Figure 2 is a table 
of the symbols used to describe the instructions on Figures 3.1-3.4. 
Figure 4 explains some of the special instructions.  Note the con- 
dition code settings on the last column of each instruction. 
3.4 MEMORY module for the M6800 
The user-required input to the MEMORY module is found on pages 
16-23 of the SIM/GEN user manual.  There are only 6 cards required 
from the user for this module, and in the case of the M6800 that we 
wish to generate a simulator for, our data cards will look like the 
following (each line represents 1 Hollerith card image): 
0 
9 




Our first card tells SIM/GEN that the M6800 has no General Reg- 
isters (see page 63).  In SIM/GEN usage, a general register is one 
capable of being addressed explicitly in an instruction.  The M6800 
- 44 - 
i =   £ -i 
* j 
*J"' 
c   — 






























i     S-    C                              IT « X   <J     =                              o -O 
-   3    &   -"   1           | S 
—   —****  S    o J* c    o    o   ■;;   •-   *    „ 3 illJJJi I SEE   —   —   3    c u ta.   a    =    *_    i-    o    q *l 





-   45 
ACCUMULATOR AND MEMORY INSTRUCTIONS 
MNEMONIC 
AOORESSING MOOES BOOLEAN/ARITHMETIC OPERATION   COMD.C 001 MS. 
IMMEO DIRECT INDEX EXTNO IMPLIED lAtnaj—labah                    f 4   ] I 
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FIGURE  3.1   (Reprinted  from M6800  Reference  &  Data  Sheets) 
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CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS 
MNEMONIC 
COND. CODE REG 
IMPLIED 
BOOLEAN OPERATION 
S 4 3 2 i 0 
OPERATIONS OP ~ * H 1 N Z V C 
Our Carry CLC   "^ OC 2 o-c • • R 
Oiir Interrupt Mask CD OE 2 0-1 R • • 
Clear Overflow CLV OA 2 0-V • R • 
Set Cirry SEC OD 2 1-C • • s 
Set Interrupt Mask SEI OF 2 1-1 S • • 
Set Overflow SEV OB 2 1-V • S • 
Acmltr A-*CCR TAP 06 2 A-CCR 
 <L ?\ V   . 
CCR—Acmltr A TPA 07 2 CCR-A 
CONDITION CODE REGISTER NOTES: 
1 (Bit V) 
2 (Bit C) 
3 (Bit C) 
4 (Bit V) 
5 (Bit V) 
6 (Bit V) 
7 (Bit N) 
8 (Bit V) 
9 (Bit N) 
10 (All) 
11 (Bit 1) 
12 (All) 
(Bit tet il test is true and cleared otherwise) 
Test: Result • 10000000? 
Test: Result • 00000000' 
Test: Decimal value of most significant BCD Character greater than nine? (Not daared if previously set.) 
Test: Operand - 10000000 prior to execution? 
Test: Operand ■■01111111 prior to execution? 
Test: Set equal to result of N©C after shitt has occurred 
Test: Sign bit of most significant (MS) byte » 1? 
Test: 2's complement overflow from subtraction of MS bytes7 
Test: Result less than zero? (Bit 16 = 11 
Load Condition Code Register from Stack. (See Special Operations) 
Set when interrupt occurs. If previously set. a Non-Maskable Interrupt is required to exit the wait state. 
Set according to the contents of Accumulator A. 
FIGURE 3.4 (Reprinted from M6800 Reference & Data Sheets) 
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SPECIAL OPERATIONS 
JSR. JUMP TO SUBROUTINE: 
PC       M*in Program 
n 
n + 1 




K - Offtet* 
Next Main Inttr. 
<=> 
*K " 8-Bit Unsigned Value 
p(-        Main Program 
n BO • JSR 
n + 1 SH - Subr. Addr. 
n + 2 SL • Subr. Addr. 
n + 3 Next Main Instr. 
3" 




ln + 2) H 
In + 2|J. 
In + 21 H and in+ 211 Form n + 2 
SP Stack 
-♦   SP-2 
SP-I ln + 3l H 
SP ln + 3l L 





lit Subr. Inttr. 
Subroutine 
1st Subr. Instr. 
(S Formed From SH and S^) 
BSR. BRANCH TO SUBROUTINE: 
£C      Main Program 
n 80-BSR 
n + 1 * K - Offset' 
n + 2 Next Main Instr. 
*=> 
•K ■ 7-Bit Signed Value: 
SP 
-♦    SP-2 
SP-1 
SP 
n + 2 Formed From ln + 2| H and In + 2] L 
Stack 
ln + 2l H 
ln + 2l L 
EC 
n + 2±K 
Subroutine 
lit Subr. Instr. 
JMP. JUMP: 
'    p_C       Main Program 
INDXD 
n 6E • JMP 
n + 1 K - Offset 
X + K 
JRN Fl 
PC 
Next Instruction | 
IOM SUBROUTIC 
Subroutine 
S 39 - RTS 
RTI, RETURN FROM INTERRUPT: 







■♦   SP + 2 «L 
St Stack 
SP Condition Code 
SP + 1 Acmltr B 
SP + 2 Acmltr A 
SP + 3 Index Register (XH> 
SP + 4 Index Register (X(.) 
SP + 5 NH 
SP + S NL 
SP + 7 
EC 
1        n 
n + 1 
n + 2 





KH ■ Next Address 
EXTENOEO KL - Next Address 
• 
Next Instruction | 
Main Program 




Next Main Instr. 
FIGURE 4 (Reprinted from Reference and Data Sheets) 
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has no occurrence of such a register, since the A and B accumulators 
are addressed solely on the basis of the opcode, and not on any extra 
operand field.  In fact, in the accumulator mode of addressing, there 
are no operand fields:  the one-byte opcode is sufficient.  A similar 
case exists for those in the implied mode of addressing. 
Our 9 Special Registers are assigned to SIM/GEN as follows: 
SREGO - accumulator A. 
SREG1 - accumulator B. 
SREG2 - Index Register. 
SREG3 - Half-carry bit of the condition code register. 
SREG4 - Interrupt bit of the condition code register. 
SREG5 - Negative bit of the condition code register. 
SREG6 - Zero bit of the condition code register. 
SREG7 - Overflow bit of the condition code register. 
SREG8 - Carry bit of the condition code register. 
The Interrupt bit is accomodated for the sake of completeness, 
although we shall have no occasion to really use it for simulation. 
It is obvious that the condition code register was chosen not to be 
represented to SIM/GEN as a stand-alone register.  This would con- 
siderably ease the instruction definitions for the XECUTE module 
when these bits of the condition code register would have to be set or 
cleared depending on the instruction.  If maintained as a single 
Special Register to SIM/GEN, the user will face the extra burden of 
having to "shift-and-mask" each time a particular bit is being 
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considered. 
The Program Counter and the Stack Pointer of the M6800 have not 
been declared as Special Registers since SIM/GEN has a set of operands 
which already include them.  The names PC and STACKP have been given 
to registers with similar functions (see page 65). 
The third data card indicates bit width of the M6800:  8 bits. 
The two memory segments so declared are considered the minimum for 
a M6800 configuration.  We chose the first 128 memory locations to be 
a RAM type of memory, and the next 1024 to be ROM.  Hence the first 
segment will have addresses in the range from 0 to 127 (decimal), 
while the next segment are in the range from 128 to 1151 (decimal). 
The equivalent form in hexadecimal SIM/GEN notation are shown on the 
third card. 
The fourth data card simply indicates that our stack for the 
M6800 is memory-based.  The fifth data card is our machine name. 
The sixth card indicates the number of memory words that must be 
fetched for every execution cycle to uniquely determine the instruc- 
tion opcode.  In the M6800, this is exactly 1 memory word.  This com- 
pletes the description of the required user input for the MEMORY 
module.  An actual generation run for the above data set is shown on 
Figure 5. 
3.5  DECODE module for the M6800 
Pages 8-15 of the reference manual describe the user required 
input to the DECODE module.  Our input to the DECODE module is shown 
- 52 - 
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on Appendix B.  For uniformity, we have retained the same scheme used 
for specifying the translation classes in using ASM/GEN earlier in 
this paper.  There are 7 execution classes: 
Class 1:  All the instructions in the accumulator and implied 
mode of addressing have been grouped under this class.  These are 
simply the 1-byte instructions.  There are 51 of them. 
Class 2:  All the instructions in the relative mode of address- 
ing fall under this execution class.  These are all the branch in- 
structions in the instruction set (note:  JSR, jump to subroutine, 
and JMP, unconditional jump, are not in relative mode.  There is, 
however, nothing in SIM/GEN to prevent us from including, for in- 
stance, the JMP instruction in indexed mode in Class 2.).  There are 
16 such instructions. 
Class 3:  All instructions in the direct mode of addressing are 
grouped in this class.  There are 27 instructions in this class. 
Class 4:  All 2-byte immediate mode instructions.  There are 20 
instructions in this execution class.  Note, that the 3-byte immediate 
mode of addressing instructions cannot be members of this class. 
Class 5:  All 3-byte immediate mode instructions.  There are 
only 3 instructions in this execution class:  LDX (load IX with a 
16-bit immediate operand field); CPX (compare IX with a 16-bit immed- 
iate operand field); and LDS (load Stack Pointer with a 16-bit immed- 
iate operand field). 
Class 6:  All indexed mode of addressing instructions.  There are 
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40 instructions in this class. 
Class 7:  All extended mode of addressing instructions.  There 
are also 40 instructions in this class and they parallel the Class 6 
instructions.  That is, every instruction that admits the indexed 
mode of addressing also admits the extended mode of addressing, and 
conversely. 
An actual generation listing for the above classification, using 
the data set found in Appendix B, is shown in Figure 6 below. 
3.6  Class 2 and the XECUTE module 
The instructions of this execution class admit the relative mode 
of addressing.  All leave the condition code register unaffected. 
Each is of the form 
IF condition THEN branch to effective address, 
and may be easily described to SIM/GEN using the IF statement of IDL. 
Each testable condition involves a check of one or more of the status 
bits in the condition code register.  If more than 1 status bit is 
involved, a calculation must first be performed and the result of 
the calculation held in some temporary IDL operand TEMPi (i from 1 to 
8, inclusive).  The check is then performed against the temporary 
operand holding the result of calculation.  The complete list of the 
testable conditions for each instruction is found in Figure 3.3 
under the column labelled "Branch Test".  The complete set of inputs 
to SIM/GEN for this class is shown on the following pages. 
Since any instruction requires the calculation of an effective 
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FIGURE  6   (DECODE  generation  run) 
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BRA - BRANCH ALWAYS 
20 <♦. 0 
CALL    3RNHT0 IMM1 PC. 
ENDINSTR 
3CC - BRANCH IF CARRH '   CLEAR 
2<» «.. 0 
IF       SREG6 EO 0 
CALL BRNHTO IMMl 
ENOIF 
ENOINSTR 
BCS - BRANCH IF CARRY SET 
25 «».o 
IF       SREG6 EQ 1 
CALL BRNHTO IMHI 
ENOIF 
ENOINSTR 
BEQ - BRANCH IF = 0 
27 <<.o 
IF       SREG6 EO l 
CALL BRNHTO IMMl 
ENOIF 
ENDINSTR 
BGE - BRANCH IF > 0 
2C <«.o 
XOR      TEMP2 SREG5 SREG7 
IF      TEHP2 EO 0 
CALL BRNHTO IMMl 
ENOIF 
ENDINSTR 
BGT - BRANCH IF > 0 
2E k. 0 
XOR      TEMP2 SREG5 SREG7 
OR       FEMP2 TEHP2 SREG6 
IF      TEMP2 EO a 
CALL BRNHTO IMMl 
ENOIF 
ENOINSTR 
BHI - BRANCH IF HIGHER 
22 k.O 
OR       TEMP2 SREG8 SREG6 
IF       TEMP2 EO 0 
CALL 3PNHT0 IMMl 
ENOIF 
ENDINSTR 
BLE - BRANCH IF < 0 
2F <4.0 
XOR     TEMP2 SREG5 SREG7 
OR      TEMP2 TEMP2 SREG6 
IF       TEMP? EO 1 
CALL BRNHTO IMMl 
ENOIF 
ENDINSTR 
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23 «».0 
OR       TEMP2 SREG8 SREG6 
IF       TEMP2 EQ 1 
CALL BRNHTO IMM1   f 
ENOIF 
ENDINSTR 
BLT - BRANCH IF < 0 
2D k.ti 
XOH              TEMP2 SREG5 SREG7 
IF       TEMP2 EQ 1 
CALL BRNHTO IMM1    1 
ENDIF 
ENOINSTR 
BHI - BRANCH IF MINUS 
2a <.. 0 
IF       SREG5 EO 1 
CALL BRNHTO IMM1    1 
ENDIF 
ENDINSTR 
8NE - BRANCH IF NOT : = 0 
26 <♦. a 
IF       SREG6 EQ 0 
CALL BRNHTO IMM1    1 
ENDIF 
ENDINSTR 
Bi/C - BRANCH IF OVERFLOW CLEAR 
28 <t.O 
IF       SREG7 EQ 0 
CALL BRNHTO IMM1    1 
ENDIF 
ENDINSTR 
BVS - BRANCH IF OVERFLOW SET 
29 •♦. 0 
IF       SREG7 EQ 1 
CALL BRNHTO IMM1 
ENDIF 
ENDINSTR 
BPL - BRANCH IF PLUS 
2A <♦. 0 
IF       SREG5 EO 0 
CALL 9RNHT0 IMM1 
ENDIF 
ENDINSTR 
BSR - BRANCH TO SU3R0UTIf.£ 
80 8. a 
ADD      TEMP2 PC 2 
ANO      TEMP3 TEMP2 FF*16 
AND      TEMPI. TEMP2 FF0fl*16 
SHRL     TEMPI. TEMPI, 8 
PUSH     TEHP3 
PUSH     TEMPI, 
CALL     BRNHTO IMM1 PC. 
ENDINSTR 
EN0INSOEF 
DEFINE         BRNHTO TEMPI TEMP2. 
MOV£     TEMP3 TEMPI 
AND      TEMPI, TEMP3 80*16 








































CLS 2 91 
CLS2 92 



















CLS 2 112 
CLS2 113 
CLS2 11«» 
CLS 2 115 
CLS2 116 
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CONCAT TEHP3 FF*16 
ENDIF 
ADD TE*P2 TEMP2 TEMP3 
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address if its testable condition is true, this common task may be 
factored out using the subroutine definition capability of IDL.  Two 
operands are necessary to this task of calculating the effective 
address:  the program counter (PC), and the first operand field of 
the instruction (known to SIM/GEN as IMM1).  These are passed as 
actual parameters to the subroutine BRNHTO (CLS2.113-123), since the 
only operands allowed in the body of a user-defined subroutine in 
IDL are the temporary IDL operands TEMPI, TEMP2 ... TEMP8 (page 53). 
The CALL statement in IDL is then used to invoke the subroutine, with 
the actual parameters replacing the formal parameters in the usual 
understanding of a FORTRAN CALL (by reference). 
The BRNHTO subroutine simulates the calculation of the effective 
address for the relative mode of addressing of the M6800 microprocess- 
or:  the second byte of the instruction treated as a 7-bit signed 
value (TEMPI) is added to the 16-bit program counter (TEMP2), plus 2. 
Upon entry, a check is first made to find out if the 7-bit signed off- 
set is negative.  If so, the equivalent negative number in 16-bit 
format is generated using the CONCAT operation (page 52) of IDL.  The 
result is held in TEMP3 and then added to the contents of the program 
counter (CLS2.119).  The AND operation before the RETURN ensures that 
only the low 16 bits are kept on the host word.  If this is not done, 
an incorrect PC value is very likely to result.  Consider the case 
when PC = 0080 and IMM1 = FB, both expressed in hexadecimal.  Since 
IMM1 is a 7-bit signed value (-5 in 2's complement), it becomes FFFB, 
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which is the 16-bit signed value equivalent.  When the addition is 
carried out on the host word (of 60-bits in our case), the sum is 
1007B and is not correct1.  Only by masking out the low 16 bits is 
the correct answer of 7B obtained. 
A second point to be made here concerns the question:  why is 
2 not added to the PC?  This has to do with the simulator that SIM/GEN 
produces.  It is natural to assume that during program execution (not 
to be confused with program simulation) the instruction currently 
executed has its address in the PC.  In the case of this 2-byte rela- 
tive mode of addressing instruction of the M6800, it is quite correct 
to make the analogous assumption that the program counter contains 
the address of the opcode (the first byte of the 2-byte instruction). 
This is not the case with the simulator produced by SIM/GEN.  Upon 
entry to the code proper to simulate an instruction, the value of the 
PC is already 1 more than the address of the last memory word com- 
prising the simulated instruction.  That is, PC has been advanced to 
point to the next instruction.  Adding 2 to the PC in this instance 
would result in an incorrect simulation for this class of instructions. 
To summarize, we note the following: 
(1)  CALLing a subroutine DEFINEd in IDL assumes that binding 
with the actual parameters from the calling statement is ordered 
as in FORTRAN (call by reference).  Care must be taken, therefore, 
not to involve the parameters in destructive-type IDL operations 
(hence the MOVE statement at CLS2.114). 
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(2) The bit-width of the host-word is particularly important 
in arithmetic operations.  The simulated operands have bit- 
widths of their own and the two must not be confused.  Through- 
out, in this tutorial, our host machine has a 60-bit word. 
(3) At the instruction emulation level, the program counter 
already contains the address of the next instruction in sequence. 
This is characteristic of the generated simulator. 
(4) The M6800 microprocessor, our target machine in this tutor- 
ial, uses 2's complement arithmetic.  But our host machine, the 
CDC-6400, is a l's complement machine.  The details of this will 
be taken up in a later section. 
3.7  The condition code subroutines 
This section will deal with the condition code settings that are 
affected by certain instructions as noted in Figures 3.1-3.4.  The 
mode of addressing has nothing to do with the setting or clearing of 
a particular status bit of the condition code register.  So these 
routines will be needed according to instruction, not addressing mode, 
Our classification scheme is by addressing mode and tends to obscure 
this commonality somewhat.  So this section will present the sub- 
routines that are CALLed from more than 1 execution class.  We start 
with the following table, condensed from Figures 3.1, 3.2, 3.4: 
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SREGn       Addition Subtraction Shift 
Half-Carry  (3) P3Q3 + P3R3 + R-jQ., unaffected unaffected 
Negative    (5)          R7                 R7 R 
Zero       (6)      all bits = 0 all bits = 0 all bits = 0 
Overflow   (7)   F7^y^7  + ?7Q7R7     P7Q7^7 + ^7^7R7     N 0 C 
Carry      (8)   P?Q7 + P?R? + RyQ7   P?Q7 + Q?R? + R?Py  PQ / P? 
For the arithmetic-type operations, it is assumed that R = P. + Q 
(addition), or R = P - Q (subtraction).  The subscripts denote the 
bit positions of these 8-bit operands.  In the usual understanding, 
Py implies the complement operation on bit 7 (using a right-to-left 
numbering with 0 as the rightmost) of the operand P; PQ implies the 
logical and operation of P and Q, P + Q the logical or operation, and 
P ® Q the exclusive or operation.  The Carry bit setting for the Shift 
(all Rotate, Shift arithmetic or logical instructions) depends on the 
initial operand's left-most or right-most bit, the former if a left 
shift operation is involved, the latter is a right shift. 
The following table contains the subroutine names defined to 
implement each of the necessary status bit settings: 





The IDL statements for these routines are contained between 
CLS1.318-423.  In the last column, the SIGN and ZERO routines are 






actually embedded in the NZVCB subroutine (CLS1.318-328). 
SIGN and ZERO (CLS1.343-356) are both self-explanatory.  Each 
is DEFINEd with 2 parameters, the first parameter being the operand 
whose sign bit is to be checked for a '1' (for SIGN), or, for which 
a zero check on all bits is wanted (for ZERO).  The second parameter 
will always be SREG5 for SIGN and SREG6 for ZERO for all CALL'S. 
The CARYHA, OVERFA, OVERFS, CARYSA and CARYSS subroutines are 
implementations of the Boolean formulas corresponding to the first 
table.  As is evident from the table, 3 operands are necessary to 
establish the correct setting for the status bits involved.  The 
first 3 parameters of these 5 subroutines serve this purpose and 
will always correspond respectively to R, P, and Q in the table. 
Recall that we are considering R = P + Q (addition) and R = P - Q 
(subtraction).  The fourth parameter will always be SREG3 for CARYHA, 
SREG7 for OVERFA and OVERFS, and SREG8 for CARYSA and CARYSS.  These 
assumptions are necessary to build up other subroutines that combine 
the ones already defined.  HNZVCA (CLS1.387-394) and NZVCS (CLS1.465- 
471) are examples of this form of build-up:  this way, the condition 
code setting for a large number of instructions may be invoked by a 
single CALL statement at the instruction definition level without 
digressing from the IDL statement or statements for the instruction 
itself. 
A difficulty involved in reading the subroutine definitions in 
IDL arises from the restriction that the only operands (apart from 
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constants) appearing in subroutine definitions are the IDL temporary 
registers TEMPI ... TEMP8.  But even at the instruction definition 
level, where more helpful mneumonics have been provided for such oper- 
ands as PC, STACKP, IMMi, there is still a considerable degree of 
difficulty in remembering, say, what SREGO stands for.  For purposes 
of the subroutines involved in this section, we urge the substitution 
of TEMPI, TEMP2 and TEMP3 everywhere for R, P, and Q respectively and 
referring back to the first table presented.  TEMP4 will depend on 
the particular routine as earlier noted.  Thus: 
CARYHA R P Q H 
CARYSA R P Q C 
CARYSS R P Q C 
OVERFA R P Q V 
OVERFS R P Q V 
where R=P+QorR = P-Q(R = Result, P = first operand, Q = 
second operand).  At the next "higher" level, we would have: 
HNZVCA     RPQHNZVC 
NZVCS       R    P     Q    N     Z    V     C 
NZVCB      R    P    N    Z    V    C    mask. 
In the above, HNZVCA will handle the R = P + Q (addition) in- 
structions.  NZVCS will handle the R = P - Q (subtract) instructions. 
NZVCB involves only R and P since this is the group of "shift" 
(CLS1.120-187) operations and so has a single operand.  The last 
parameter, denoted by "mask", is either a mask for bit 7 (if shift 
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direction was left-ward) or for bit 0 (if shift direction was right- 
ward).  The mask is applied on P, the operand. 
A last subroutine is the NZR subroutine defined at CLS3.195-200. 
It is called at a large number of instruction definitions and involves 
checking the Negative and Zero status bits, and resetting the Overflow 
bit to 0.  It is invoked in some cases where the Negative and Zero 
status bits are to be checked as usual, but where the Overflow bit is 
set or cleared in a different manner.  In this latter case, the third 
parameter is a dummy TEMP7.  The reader will observe numerous occur- 
rences of 
CALL  NZR  result  SREG5   SREG6  SREG7,  or 
CALL  NZR  result  SREG5   SREG6  TEMP7, 
usually with load/store accumulators instructions, accumulator and 
memory word operation instructions, test or transfer accumulator/ 
memory instructions (see Figure 3.1 right-hand column). 
This completes the condition code setting subroutines. 
3.8 Two's complement arithmetic 
In this section, the subroutine to perform 2's complement arith- 
metic on the l's complement host machine will be defined.  Three 
parameters, corresponding to the calculated difference, the minuend 
and the subtrahend are necessary for this purpose.  The IDL subroutine 
will have the form 
DEFINE   SUBTR  TEMPI   TEMP2   TEMP3. , 
where it is assumed that the operation 
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CLEAR   TEMPI 
IF      TEMP2 EQ TEMP3 
RETURN 
END IF 
COMTWO TEMPI TEMP3 
AND TEMPI TEMPI 255 
ADD TEMPI TEMP2 TEMPI 
AND TEMPI TEMPI 255 
RETURN 
TEMPI  = TEMP2  -  TEMP3 
is to be carried out.  In the ensuing discussion, the operands are 
assumed to be 8 bit operands for the purpose of simulating the M6800. 
But the fact that they will be simulated on the 60-bit host word 
must not be overlooked. 
Consider first the following IDL statements to carry out the 
desired subtraction: 
. zero difference 
. if minuend = subtrahend 
. complement subtrahend 
. get difference 
. done 
If the minuend is equal to the subtrahend, the answer is obvious, 
Otherwise, in the usual understanding of machine subtraction, we must 
add to the minuend the negative representation of the subtrahend. 
This is achieved by the COMTWO operation in IDL.  To insure that we 
are working only with the low 8 bits of these 60-bit operands, a 
mask (= FF hexadecimal) is performed on the result to clear any gar- 
bage beyond the 8th bit.  As earlier noted in section 3.6, incorrect 
operands may subsequently appear if this "safeguard" is not observed. 
The ADD operation generates the desired difference and is followed 
by the same safeguard.  The importance of this safeguard cannot be 
overemphasized:  consider the simple case when SUBTR is called with 
the following actual parameters 
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(TEMP2) = 1111 1111   (-1) 
(TEMP3) = 0000 0011   (+3) 
Upon entry, the higher-ordered bits beyond the 8th bit in these 60-bit 
host words are clear.  The COMTWO operation, which translates into the 
FORTRAN statement 
TEMPI = -TEMP3 + 1 
will execute as follows 
(TEMP3) =0 ... 0  0000 0011       . initially 
=1 ... 1   1111 1100       . after -TEMP3 
(TEMPI) =1 ... 1   1111 1101       . after -TEMP3 + 1 
Without the mask of the low 8 bits, the situation just before 
the ADD looks like 
(TEMP2) =0 ... 0  1111 1111 
(TEMPI) =1 ... 1   1111 1101. 
When the ADD is executed, a carry is propagated into and out of 
the highest ordered bit (60th bit), causing an "end around" carry that 
is automatically done by the host machine, which results in: 
(TEMPI) =0 ... 0  1111 1101.  (-3) 
This is an incorrect result, if it is to be interpreted as an 8-bit 
signed value for the M6800 machine, which in 2's complement represen- 
tation is -3 (decimal).  The point here is clear:  at any stage during 
the simulation of an n-bit operand, the higher ordered (60-n) bits of 
the host word must always be kept clear (i.e., zeroes). 
Two other checks have to be done separately.  These stem from 
the fact that in the l's complement machine, the number 0 has 2 dif- 
ferent representations; all ones or zeroes.  An extra effort must be 
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made to get around this.  When, for instance, SUBTR is invoked with 
(TEMP3) = 0 (all zeroes), the COMTWO operation executed in the con- 
text of the host machine generates a positive 1, which then gets 
added to the minuend.  Subtracting zero will increment the minuend. 
If now (TEMP3) = 1, COMTWO will result in a string of ones which is 
zero to the machine.  In this case, subtracting 1 leaves the minuend 
unaffected.  As it turns out, the subsequent mask should correct the 
situation, but the compiler involved had "avoid negative zero" code 
in the first place, so that at the IDL level of simulation, we must 
treat this as a special case. 
The complete text for SUBTR is shown on lines CLS1.431-449.  An 
equivalent for 16 bit operands which will be necessary for some M6800 
instructions, is shown on lines CLS3.232-250. 
3.9  XECUTE module for the M6800 
Referring to Figures 3.1 and 3.2, we observe that many instruc- 
tions can be emulated by a single IDL operation.  For those with 
more than 1 mode of addressing, only the operand fetch step is dif- 
ferent.  The rest is completely identical.  This property is most 
evidently brought out through the LDAA instruction, (load accumula- 
tor A).  The 4 sets of IDL statements for this instruction in the 
direct, immediate, indexed, and extended mode of addressing are as 
follows: 
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LDAAD - LOAD ACCA FROM MEMORY, DIRECT 
96     3.0 
CALL GETOPN   IMM1 ABUS. 
MOVE SREGO    DBUS 
CALL NZR      SREGO SREG5 SREG6 
ENDINSTR 
LDAAI - LOAD ACCA FROM IMMEDIATE 
86     2.0 
MOVE SREGO    IMM1 
CALL NZR      SREGO SREG5 SREG6 
ENDINSTR 
LDAAX - LOAD ACCA FROM MEMORY, INDEXED 
A6     5.0 
CALL GETXOP   IMM1 SREG2 ABUS. 
MOVE SREGO    DBUS 





LDAAE - LOAD ACCA FROM MEMORY, EXTENDED 
B6     4.0 
CALL   GETEOP   IMM1    ABUS. 
MOVE   SREGO    DBUS 
CALL   NZR      SREGO   SREG5   SREG6   SREG7. 
ENDINSTR 
The immediate mode of addressing does not require a memory 
reference for the operand so the MOVE statement is not preceded by 
any CALL.  GETOPN, GETXOP and GETEOP correspond to the direct, in- 
dexed and extended addressing mode routines to fetch the operand 
using the bus-organized assumption in SIM/GEN.  The body of the sub- 
routines should be self-explanatory:  upon return the desired oper- 
and is in the data bus. 
Every instruction with an immediate mode of addressing will 
also have the direct, indexed and extended modes of addressing. 
The exceptions to these are the store operations, STAA, STAB, STX, 
and STS.  The indexed and extended modes (CLS6 and CLS7) are completely 
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identical following the CALL GETXOP or GETEOP, except for the JMP 
and JSR instructions (CLS6.305-320, CLS7.301-314).  Note, that there 
are several instructions that deal with 16-bit operands, as in LDX, 
LDS, STX, STS (load, store/index register or stack pointer).  The 
NZVLO, STOLOP and GETLOP (CLS3.201-231) are concerned with the status 
bit settings, storing & fetching of 16-bit operands. 
The routines earlier defined concerning the status bits may now 
be CALLed where appropriate.  In the special cases, the setting is 
localized, as for instance, in the CPX instruction (CLS5.6-17).  The 
majority of the instructions CALL the ones already defined (NZR, 
HNZVCA, NZVCS, NZVCB).  The details of the emulation code in IDL for 
all the instructions should be evident from the statements themselves. 
The remainder of this section is devoted to presenting the less ob- 
vious ones . 
JSR - Jump to subroutine admits the indexed (CLS6.310-320) and 
extended (CLS7.305-314) modes of addressing.  The operation is graph- 
ically illustrated on Figure 4.  Note that in the indexed mode, the 
return address is 2 bytes away from the present instruction.  In the 
extended, it is 3 bytes.  Although this is to be noted, we already 
have the return address in the PC (program counter) upon entry to 
the emulation code for these instructions, because as already pointed 
out in section 3.6, the SIM/GEN simulator does it in the operand 
extract process.  Adding 2 or 3 to PC would result in an incorrectly 
simulated return address.  The return address is 16 bits, and must 
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be kept on the next 2 bytes of the stack.  This is accomplished by 
the 2 AND operations and the SHRL (to right justify the high order 
8 bits) operation, followed by the PUSH.  Note that the low byte 
must be PUSHed first. 
The only other instruction that requires a detailed explanation 
is the DAA instruction (Decimal Adjust Accumulator A).  In the 8-4-2-1 
BCD (Binary Coded Decimal) representation, each decimal digit is 
represented by its equivalent 4-bit code in binary.  That is: 
0 = 0000 
1 = 0001 
2 = 0010 
3 = 0011 
4 = 0100 
5 = 0101 
6 = 0110 
7 = 0111 
8 = 1000 
9 = 1001 
The above convention is so widely used, people hardly qualify it with 
the 8-4-2-1 when they say BCD.  There are actually 2 more types of 
BCD, called the 2-4-2-1 and the excess-3 BCD codes, but we shall not 
be concerned with these. 
In the binary addition of decimally interpreted operands, (that 
is, operands of the form 0 = 0-^ O2, where 0 is 8 bits, 0^ is the high- 
order 4 bits and O2 low order 4 bits, with On and 0o having only values 
from 0 to 9) the following 3 situations may arise (consider 4 bit- 
operands for the moment): 
(1)  The sum S, of the 2 digits is such that S is in the range 
(0000, 1001) inclusive, so the result is correct; 
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(2) S is in the range (1010, 1111), in which case the result 
is a nonvalid BCD combination, so a correction is required; 
(3) S is in the range (10000, 11001) in which case a carry is 
generated and the result - as read in the assumed BCD code ■ 
is incorrect. 
A correction is required in some cases and none in others.  The 
solution is to add 6 decimal to the result when a correction effort 
is required.  Consider: 
(1) 510  = 0101 
310 = 0011 
sum = 1000 = 8-^0  (correct result) 
(2) 610 = 0110 
8L0 = 1000 
(sum=)  1110  (nonvalid BCD number) 
0110 (add 610) 
sum= 1 0100  = 141Q (correct BCD result) 
(3) 910 = 1001 
810 = 1000 
(sum=)l 0001  (a carry is generated and the result is in- 
correct) 
0110  (add 610) 
sum- 1 0111  = 17^0 (correct BCD result) 
The DECIML (CLSl.450-463) is defined with 3 parameters that have 
the following meanings: 
TEMPI = a 4 bit operand that is either the high 4 bits or low 4 
bits of an 8-bit M6800 byte. 
TEMP2 = either SREG3 or SREG8, depending on whether the low 
(SREG3) or high (SREG8) 4 bits are examined; 
TEMP3 = returned as a flag to indicate that a carry was generated 
- 74 - 
in the adjustment phase (i.e., in the addition of 6^Q); 
To decimally adjust ACCA, (CLSl.63-75) we mask out the low and 
the high 4 bits into TEMPI and TEMP2 respectively, and invoke DECIML 
to do the necessary correction.  In adjusting the low 4 bits, DECIML 
is called with a second parameter of SREG3 - the Half-Carry flag of 
the condition code register.  This is indeed important to the DECIML 
routine as there would be no way of finding out whether the previous 
add resulting in the current contents of ACCA resulted in a carry out 
of bit 3 (the 4th bit).  The second call uses SREG8 - the Carry flag 
bit - for the same reason.  Upon return from the first call, the 
result flag TEMP3, must be added to the high order 4 bits (TEMP2) 
first before further adjustment is to be performed. 
Returning to the DECIML subroutine, we begin by clearing the 
return flag parameter (TEMP3) and check to see if any adjustment is 
required.  That is, we ask if operand is greater than 9 or was a carry 
generated?  If not, simply return.  If either condition in question is 
satisfied, the flag is set and 6^Q i-s added to TEMPI. 
When both the high and low order 4 bits of ACCA have been ad- 
justed, the CONCAT operation is used to establish the decimally 
adjusted ACCA.  The Carry bit, if previously set, cannot be cleared 
by the DAA instruction.  If previously cleared, it will depend on the 
adjustment of the high order 4. 
In closing, observe the following: 
(1)  The "safeguard" operation (section 3.6) of masking out the 
low 8 or 16 bits of any arithmetic operand result is followed 
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throughout all execution classes. 
(2) The DECR operation of IDL is avoided for the same reasons 
as the extra check needed in SUBTR to treat a subtrahend of 1 
separately (see CLS1.76-89).  Instead, an add with a negative 
1 in 2's complement form is performed. 
(3) The status bit setting routines are effectively grouped for 
sets of instructions that set/clear these bits under identical 
conditions.  Examples are NZR, NZVCS, HNZVCA, NZVCB. 
(4) The program counter will have as its contents the location 
of the next available instruction upon entry to the emulation 
code for an instruction.  Instructions affecting the PC (Class 2, 
JSR) should take this into account. 
(5) The bus organized assumption is observed at all phases of 
simulation.  This includes the instruction fetch and operand 
fetch routines generated at the DECODE module generator.  This 
also explains the state of the PC as noted in (4). 
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APPENDIX B: DEOCDE input for the 
M6800 microprocessor 
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APPENDIX C: XECUTE input for the M6800 
microprocessor (classes 1, 3-7) 
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ABA -    AOO   ACCUMULATORS    (A    t =   A*8» 
18 2. 0 
AOO TEMPI         SREGO SREG1 
AND TEMPI         TEMPI FF*16 
CALL HNZVCA      TEMPI SREGO 
MOVE SRECO         TEMPI 
ENOINSTR 








CLRe 1   -   CLEAR ACCUMULATOR   B 
5F 2. 0 
CLEAR SREG1 
CLEAR SREG5 
MOVE SREG6         1 
CLEAR SREG7 
CLEAR SREG8 
SREG1  SREG3  SREG5  SREG6  SREG7  SREG8. 
ENOINSTR 
C3A - COMPARE ACCUMULATORS A, 8. 
11     2. 0 
CALL    SU9TR   TEMPI  SREGO  SREG1. 
CALL    NZVCS   TEMPI  SREGO  SREG1  SREG5  SPEG6  SREG7  SREG6. 
ENDINSTR 
COMA - 1»S COMPLEMENT, ACCA 
43     2.0 
COMONE SREGO SREGO 
AND SREGO SREGO FF*16 
CALL NZR SREGO SREG5 SREG6 SREG7 
MOVE SREG8 1 
ENDINSTR 
COMB -    1»S COMPLEMENT,    ACCB 
53 2.0 
COMONE SREG1 SREG1 
AND SREG1 SREG1 FF*16 
CALL NZR SREG1 SREG5 SREG6 SREG7 
MOVE SREG8 1 
ENDINSTR 
NEGA -   2*S COMPLEMENT,   ACCA 
40 2. 0 
COMTWO SREGO SREGO 
AND SREGO SREGO FF*16 
CALL NZR SREGO SREG5 SREG6 TEMP7 
CALL SETV SREGC SREG7 80*16. 
CALL SETV SREG6 SREG8 0. 
ENDINSTR 
NEGB -   2»S COMPLEMENT,   ACCB 
50 2.0 
COMTWO SREG1 SREG1 
AND SREG1 SREG1 FF*16 
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CALL            SET* SREG1 SREG7 80*16. 
CALL            SET* SREG6 SREGS 0. 
ENDINSTR 
OAA   - ■   DECIMAL   ADJUST ACCA 
19 2.0 
ANO              TEMPI SREGO F*16l 
SHRL            TEMP? SREGO ■t 
CALL            DECI ML TEMPI SREG3 TEMP3. 
ADD              TEMP? TEMP2 TEMPS 
CALL            DEC IML TEMP2 SREGS TEMP«». 
IF                  TEMP«» EO 1 
MOVE SREG8 1 
ENDIF 
CONCAT      SREGO TEMP2 €<•» TEMPI 
CALL            NZR SREGO SREG5 SREG6 TEMPT. 
ENDINSTR 
DEC* -   DECREMENT    ACCA 
HA 2.0 
CALL            StTV SREGO SREG7 80*16. 
AOD              SREGO SREGO FF*16 
ANO              SREGO SREGO FF*16 
CALL            NZR SREGO SREG5 SREG6 TEMPT. 
ENOINSTR 
DECS -   OECREMENT    ACCB 
5A 2.0 
CALL            SETV SREG1 SREG7 80*16. 
ADD               SREG1 SREG1 FF*16 
AND              SREG1 SREG1 FF*16 
CALL            NZR SREG1 SREG5 SREG6 TEMP7. 
ENDINSTR 
INCA -    INCREMENT    ACCA 
kC 2.0 
CALL            SETV SREGO SREG7 7F*16. 
INCR           SREGO SREGO 
AND              SREGO SREGO FF*16 
CALL            NZR SREGO SREG5 SREG6 TEMPT. 
ENDINSTR 
INCB -   INCREMENT   ACCB 
5C 2.0 
CALL            SETV SREG1 SREG7 7F*16. 
INCR            SREG1 SREG1 
ANO              SREG1 SREG1 FF*16 
CALL            NZR SREG1 SREG5 SREG6 TEMP7. 
ENDINSTR 
PSHA -   PUSH   ACCA   ONTO   STACK 
36 1..0 
PUSH            SREGO 
ENDINSTR 
PSHB -   PUSH   ACCB   ONTO   STACK 
3/ U.O 
PUSH            SREG1 
ENDINSTR 
PULA -   PULL    DATA    ONTO    ACCA FROM   STACK 
32 «..0 
PULL            SREGO 
ENDINSTR 
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PULL    SREG1 
ENOINSTR 
ROLA - ROTATE LEFT, ACCA 
«»9     2.0 
SHLL    TEMPI   SPEGO  1 
OR      TEMPI   TEMPI  SRFG8 
CALL    NZVCB   TEMPI  SREGO  SREG5  SREG6  SREG7  SREG8  80*16. 
MOVE    SREGO   TEMPI 
ENOINSTR 
ROLB - ROTATE LEFT, ACCB 
59     2.0 
SHLL    TEMPI   SREG1  1 
OR      TEMPI   SREG1  SREG8 
CALL    NZVCB   TEMPI  SREG1  SREG5  SREG6  SREG7  SREG8  80*16. 
MOVE    SREG1   TEMPI 
ENOINSTR 
RORA - ROTATE RIGHT, ACCA 
<»6     2.0 
SHRL    TEMPI   SREGO  1 
IF      SREG8   NE     0 
OR      TEMPI  TEMPI  80*16 
ENOIF 
CALL    NZ\/CB   TEMPI  SREGO  SREG5  SRFG6  SREG7  SREG8  1. 
MOVE    SREGO   TEMPI 
ENOINSTR 
RORB - ROTATE RIGHT, ACCB 
56 2.0 
SHRL    TEMPI   SREG1  1 
IF      SREG8   NE     0 
OR TEMi»l      TEMPI      80*16 
ENOIF 
CALL    NZVCB   TEMPI  SREG1  SREG5  SREG6  SREG7  SREG8  1. 
MOVE    SREG1   TEMPI 
ENDINSTR 
ASLA - SHIFT LEFT, ARITHMETIC, ACCA 
1.8      2. 0 
SHLL    TEMPI   SREGO  1 
CALL    NZVCB   TEMPI  SREGO  SREG5  SREG6  SREG7  SREG8  80*16. 
MOVE    SREGO   TEMPI 
ENOINSTR 
ASLB - SHIFT LEFT, ARITHMETIC, ACCB 
58     2.0 
SHLL    TEMPI   SREG1  1 
CALL    NZVCB   TEMPI  SREG1  SREG5  SREG6  SREG7  SREG8  80*16. 
MOVE    SREG1   TEMPI 
ENDINSTR 
ASRA - SHIFT RIGHT, ARITHMETIC, ACCA 
i»7     2.0 
SHRA    TEMPI   SREGO  1 
CALL    NZVCB   TEMPI  SREGO  SREG5  SREG6  SREG7  SREG8  1. 
MOVE    SREGC   TEMPI 
ENDINSTR 
ASRB - SHIFT RIGHT, ARITHMETIC, ACCB 
57 2.0 
SHRA    TEMPI   SREG1  1 
CALL    NZVCB   TEMPI  SREG1  SREG5  SREG6  SREG7  SREG8  1. 




























































- 86 - 
LSRA - LOGICAL SHIFT RIGHT, ACCA 
<»<♦      2. 0 
SHRL     TEHP1   SREGO  1 
CALL    NZVCB   TEMPI  SREGO 
MOVE    SREGO   TEMPI 
ENDINSTR 
LSRB - LOGICAL SHIFT RIGHT, ACC3 
51.     2.0 
SHRL    TEMPI   SREG1  1 
CALL    NZVCB   TEMPI  SREG1  SREG5  SREG6 
MOVE    SREG1   TEMPI 
ENDINSTR 
S3A - SUBTRACT ACCB FROM ACCA 
10     2. 0 
CALL     SUBTR   TEMPI  SREGO 
CALL     NZVCS   TEMPI  SREGO 
MOVE    SREGO   TEMPI 
ENOINSTR 
TAB - TRANSFER ACCA TO ACCB 
16 2. 0 
MOVE    SREG1   SREGO 
CALL    NZR     SREG1  SREG5  SREG6  SREG7 
ENDINSTR 
T3A - TRANSFER ACC3 TO ACCA 
17 2.0 
MOVE    SREGO   SREG1 
CALL    NZR     SREGO  SREG5  SREG6  SREG7 
ENOINSTR 
TSTA - TEST ACCA 
<»0     2.0 
CALL    NZR 
CLEAR   SREG8 
ENDINSTR 
TSTB - TEST ACCB 
5D     2.0 
CALL    NZR 
CLEAR   SREG8 
ENDINSTR 
OEX - OECREMENT INOEX REGISTER 
09      <». 0 
ADD      SREG2   SREG2  FFFF*16 
AND      SREG2   SREG2  FFFF*16 
CALL     ZERO     SREG2  SREG6. 
ENOINSTR 
DES - OECREMENT STACK POINTER 
3<»      4. C 
AOO      STACKP  STACKP FFFF*16 
AND      STACKP  STACKP FFFF*16 
ENDINSTR 
INX -  IhCREMENT INDEX REGISTER 
08      <♦. 0 
INCR    SREG2   SREG2 
AND      SREG2   SREG2  FFFF*16 
CALL    ZERO    SREG2  SREG6. 
ENDINSTR 
INS  -    INCREMENT STACK POINTER 
31      l».0 
INCR    STACKP  STACKP 
SREG5  SREG6  SREG7  SREG8  1. 
SREG7  SREG8  1. 
SREG1. 
SREG1  SREG5  SREG6  SREG7  SREG8. 
SREGO  SREG5  SREG6  SREG7. 




























































AND STACKP      STACKP   FFFF*16 
ENOINSTR 
TXS    -   TRANSFER   «SP    1=    IX-ll 
35 *.0 
ADD STACKP      SREG2     FFFF*16 
AND STACKP      STACKP  FFFFH6 
ENDINSTR 
TSX   -   TRANSFER   (IX    t=   SPHI 
30 <*. 0 
INCR SREG2 STACKP 
AND SREG2 SREG2     FFFF*16 
ENOINSTR 




RTI   -   RETURN   Ff>OM   INTERRUPT 
33 10.0 
OISPLAT    *   RETURN   FROM   INTERRUPT    t 
ENDINSTR 
RTS   -   RETURN   FROM   SUBROUTINE 
39 5. 0 
DISPLAY   *   RETURN   FROM   SUBROUTINE    t 
PULL    TEMPI 
PULL    TEMP2 
CONCAT  PC       TEMPI  €8)     TEMP2 
ENOINSTR 
SHI - SOFTWARE INTERRUPT 
3F      12.0 
DISPLAY    t   SOFTWARE    INTERRUPT   * 
ENDINSTR 
WAI    -    WAIT   FOR   INTERRUPT 
3E 9.0 
DISPLAY * WAIT FOR INTERRUPT * 
ENDINSTR 
CLC - CLEAR CARRY 
0C      2.0 
CLEAR   SREGB 
ENDINSTR 
CLI - CLEAR INTERRUPT MASK 
0E      2.0 
CLEAR   SREG* 
ENDINSTR 
CLV   -   CLEAR   OVERFLOW 
0A 2. 3 
CLEAR SREG7 
ENDINSTR 
SEC - SET CARRY 
0D     2.0 
MOVE    SREG8   1 
ENDINSTR 
SEI  -  SET  INTERRUPT 
OF     2.0 
MOVE    SREG*   1 
ENDINSTR 
SEV   -   SET   OVERFLOW 
0B 2. 3 
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ENOINSTR 
TAP - TRANSFER ACC« I TO CCR 
06 2. 0 
ANO SREG8  SREGO  1 
AND SREG7  SREGO  2 
ANO SREG6  SREGO  <♦ 
AND SREG5  SREGO  8 
AND SREGl*  SREGO  10*16 
ANO SREG3  SREGO  20' H6 
ENOINSTR 
TPA - TRANSFER CCR'S TO ACCA 
07 2.0 
MOVE SREGO C0*16 
SHLC TEMPI SREG3  5 
OR SREGO TEMPI  SREGO 
SHLC TEMPI SREG«f  «• 
OR SREGO TEMPI  SREGO 
SHLC TEMPI SREG5  3 
OR SREGO TEMPI  SREGC 
SHLC TEMPI SREG6  2 
OR SREGO TEMPI  SREGO 
SHLC TEMPI SREG7  1 
OR SREGO TEMPI  SREGO 
OR SREGO SREGB  SREGO 
ENOINSTR 
ENDINSDEF 
DEFINE NZVCS TEMPI TEMP2 
CALL SIGN TEMPI TEMP3. 
CALL ZERO TEMPI TEMPI*. 
CLEAR TEMP6 
AND TEMP8 TEMP2 TEMP7 
IF TEMPS NE 0 
MOVE TEMP6 1 
ENDIF 
XOR TEMP5 TEMP3 TEMP6 
RETURN 1
ENOINSTR 
DEFINE CARYHA  TEMPI TEMP2 
ANO TEMP5 TEMP2 TEMP3 
COMONE TEMP6 TEMPI 
AND TEMP7 TEMP6 TEMP3 
AND TEMPS TEMP6 TEMP2 
OR TEMPS TEMP5 TEMP7 
OR TEMP5 TEMP5 TEMPS 
ANO TEMP5 TEMP5 8*16 
CLEAR TEMP<t 
IF TEMP5 NE 0 




DEFINE SIGN TEMPI TEMP2. 
CLEAR TEMP2 
ANO TEMP3 TEMPI 80 + 16 
IF TEMP3 NE 0 
MOVE TEMP2 1 
ENDIF 
RETURN 
TEMP3      TEMPI.      TEMP5     TEMP6      TEMP7. 
TEMP3      TEMPI*. 
CLS1 292 

























































89   - 
ENDINSTR 
DEFINE ZERO TEMPI TEMP2. 
CLEAR TEMP2 
IF TEMPI EO 0 
MOVE TEMP2 1 
ENOIF 
ENDINSTR 
DEFINE OVERFA TEMPI TEMP2 TEMP3 TEMPI., 
COMONE TEMP5 TEMPI 
AND TEMP6 TEMP2 TEMP3 
AND TEMP6 TEMP6 TEMP5 
COMONE TEMP7 TEMP2 
COHONE TEMP8 TEMP3 
AND TEMP7 TEMP7 TEMP8 
AND TEMP7 TEMP7 TEMPI 
OR TEMP6 TEMP6 TEMP7 
AND TEMP6 TFMP6 80*16 
CLEAR TEMPI. 
IF TEMP6 NE 0 




DEFINE CARYSA TEMPI TEMP2 TEMP3 TEMPI., 
AND TEMP5 TEMP2 TEMP3 
COMONE TEMP6 TEMPI 
AND TEMP7 TEMP6 TEMP3 
AND TEMP8 TEMP6 TEMP2 
OR TEMP5 TEMP5 TEMP7 
OF TEMP5 TEMP5 TEMPS 
AND TEMP? TEMP5 80*16 
CLEAR TEMPI. 
IF TEMP5 NE 0 




DEFINE HNZvCA TEMPI TEMP2 TEMP3 TEMPI. 
CALL CARYHA TEMPI TEMP2 TEMPT TEMPI. 
CALL SIGN TEMPI TEMP5. 
CALL ZERO TEMPI TEMP6. 
CALL OVERFA TEMPI TEMP2 TEMF3 TEMP7 
CALL CARYSA TEMPI TEMP2 TEMPT TEMPS 
RETURN 
ENDINSTR 
DEFINE OVERFS TEMPI TEMP2 TEMP3 TEMPI. 
COMONE TEMP5 TEMP3 
COMONE TEMP6 TEMPI 
ANO TEMP7 TEMP5 TEMP6 
AND TEMP7 TEMP7 TEMP2 
COMONE TEMP5 TEMP2 
ANO TEMP6 TEMPI TEMP3 
AND TEMP6 TEMP6 TEMP5 
OR TEMP8 TCMP6 TEMP7 
AND TEMPS TEMPO 80*16 
CLEAR TEMPI. 
IF TEMP8 NE 0 
MOVE TEMPI. 1 



















































CLS1 1.0 0 
CLS1 1.01 
CLS1 1.02 









DEFINE CARYSS TEMPI TENP2 TEMP3  TEMPH 
COMONE TEMPS TEMP? 
AND TEHP6 TEMP5 TEMPI 
AND TEMP7 TEHP5 TEMP3 
AND TEHPfl TEMPI TEMP3 
OR TEMP6 TEMP6 TEMP7 
OR TENP6 TEMP6 TEMPS 
AND TEMP6 TEMP6 80*16 
CLEAR TEMPI. 
IF TEMP6 NE 0 
MOVE TEMPI, 1 
ENDIF 
ENDINSTR 
OEFINE SETV TEMPI TEMP2 TEMP3. 
CLEAR TEMP? 
IF TEMPI EO TEMP3 










IF TEMP3 EQ 0 
MOVE TEMPI TEMP2 
RETURN 
ENOIF 
IF TEMP3 EO 1 
ADO TEMPI TEMP2 FF*16 
RETURN 
ENDIF 
COMTHO TEMPI TEM»3 
AND TEMPI TEMPI FF*16 
ADD TEMPI TEMP2 TEMPI 
AND TEMPI TEMPI FF + 16 
RETURN 
ENDINSTR 
OEFINE DEC I ML TEMPI TEMP2 TEMP3. 
CLEAR TEHP3 
IF TEMPI GT 9 
MOVE TEMP3 1 
ENOIF 
IF TEMP2 NE 0 






AOD TEMPI TEMPI 6 
AND TEMPI TEMPI F*16 
RETURN 
ENOINSTR 
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CALL SIGN TEMPI TEMP*. 
CALL ZERO TEMPI TEMP5. 
CALL OVERFS TEMPI TEMP2 TEMP3 TEMP6. 





















1= ACCA ♦ M> 
CALL     GETOPN IHM1 
ADD     TEMPI SREGO 
AND     TEMPI TEMPI 
CALL     HNZVCA TEMPI 
MOVE    SREGO TEMPI 
ENDINSTR 
AODBD - IACC8 := ACCB ♦ 1» 
OB    3.0 
CALL     GETOPN IMH1 
ADO     TEMPI SREG1 
ANO     TEMPI TEMPI 
CALL     HNZVCA TEMPI 
MOVE     SREG1 TEMPI 
ENDINSTR 































ANOAD - (ACCA 
91.     3. 0 
CALL     GETOPN 
ANO      SREGO 
CALL     NZR 
ENDINSTR 
ANDBO - (ACC9 t= ACCB .AND. M) 
Ok 3. 0 
CALL     GETOPN 
ANO      SREG1 
CALL     NZR 
ENDINSTR 
BITAO - (ACCA .ANO. 
95     3. 0 
CALL     GETOPN 
ANO      TEMPI 
■,....,  CALL     NZR 
ENDINSTR 


























ACCA ♦ M ♦ CARRY» 
3.0 
CALL     GETOPN IMM1 ABUS. 
ADD     TEMPI SREGO OBUS 
ADD     TEMPI TEMPI SREG8 
AND      TEMPI TEM»1 FF + 16 
CALL     HNZVCA TEM<»1 SREGO 
MOVE     SREGO TEMPI 
ENDINSTR 
ADCBD - (ACCB 1= ACCB ♦ M ♦ CARRY) 
09 
SREG3  SREG5  SREG6  SREG7  SREG8. 
OBUS SREG3  SREG5  SREG6  SREG7  SREG8. 
OBUS SREG3  SREG5  SREG6  SREG7  SREG8. 
OBUS SREG3  SREG5  SREG6  SREG7  SREG8. 
SREG6  SREG7. 
SPEG6  SREG7. 
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IMM1 ABUS. 
TEMPI SREGO OBUS. 
TEMPI SREGO OBUS 
IMM1 ABUS. 
TEMPI SREG1 09US 
TEMPI SRFGO OBUS 
05 3. 0 
CALL     &ETOPN  IMM1   ABUS. 
AND     TEMPI   SREG1  OBUS 
CALL    NZR    TEMPI  SREG5  SREG6  SREG7. 
ENOINSTR 
CMPAD - (COMPARE ACCA WITH MEMORY) 
91     3. 0 
CALL     GETOPN 
CALL    SUBTR 
CALL    NZVCS       SREG5  SREG6  SREG7  SREG8. 
ENOINSTR 
CMPBD - ICOM«»ARE ACCB WITH MEMORY) 
01     3.0 
CALL     GETOPN 
CALL    SUBTR 
CALL    NZVCS       SREG5  SREG6  SREG7  SREG8. 
ENOINSTR 
EORAD - EXCLUSIVE OR ACCA »/   MEMORY 
98     3. 0 
CALL     GETOPN  IMM1   ABUS. 
XOR     SREGO   SREGO  OBUS 
CALL    NZR     SREGO  SREG5  SREG6  SREG7. 
ENOINSTR 
EORBO - EXCLUSIVE OR ACCB W/ MEMORY 
08     3. 0 
CALL    GETOPN  IMM1   A3US. 
XOR     SREG1   SREG1  03US 
CALL    NZR     SREG1  SREG5  SREG6  SREG7. 
ENOINSTR 
LOAAO - LOAD ACCA FROM MEMORY 
96     3. 0 
CALL     GETOPN  IMM1   ABUS. 
MOVE    SREGO   09US 
CALL    NZR     SREGO  SREG5  SREG6  SREG7. 
ENOINSTR 
LOABO - LOAD ACC3 FROM MEMORY 
06 3. 0 
CALL     GETOPN  IMM1   ABUS. 
MOVE     SREG1    OBUS 
CALL    NZR     SREG1  SREG5  SREG6  SREG7. 
ENOINSTR 
ORAAO - IACCA 1= ACCA .OR. M» 
SREG6  SREG7. 
9A    3. a 
CALL GETOPN  IMM1 ABUS. 
OR SREGO   SREGO OBUS 
CALL NZR      SREGO SREG5 
ENDINSTC >
0RA80 - IACC3 := ACC3 .OR. •i) 
OA     3. 0 
CALL GETOPN  IMM1 ABUS. 
OR SREG1   SREG1 D3US 
CALL NZR     SREG1 SREG5 SREG6  SREG7. 
ENDINSTR 
STAAO - STORE ACCA INTO MEMORY 
97     l». 0 
MOVE     A6US     IMM1 
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CALL     NZR      D9US   SREG5  SREG6  SREG7, 
ENDINSTR 
STA80 - STORE ACCP INTO MEMORY 
07 <♦. c 
MCVE A3US I^Ml 
MOVE 03US SREG1 
WPITED 
CALL NZR 09US SREG5 SREG6 SREG7. 
ENDINSTR 
SU3AD - (ACCA 1= ACCA - M) 
O .1                       1  - 
T V 
CALL GETOPN IMM1 ABUS. 
CALL SU9TR TEMPI SREGO D3US. 
CALL NZVCS TEMPI SREGO OBUS SREG5 
MOVn SREGC TEMPI 
ENOINSTR 
SU66D - (ACC3 «= ACCB - M) 
00 3. G 
CALL GETOPN IMM1 ABUS. 
CALL SU3TR TEMPI SREG1 D9US. 
CALL NZVCS TEMPI SREG1 D9US SREG5 
MOVE SPE-il TEMPI 
ENDINSTR 
SBCAD - (ACCAt-ACCA ■ - M - CARRY) 
92 3. 3 
CALL GETOPN IMM1 ABUS. 
CALL SUBTR TEMPI SREGO DBUS. 
CALL SU3TR TEMP2 TEMPI SREG8. 
CALL NZVCS TEMP2 SREGO OBUS SREG5 
MOVE SREGO TEMP2 
ENDINSTR 
S3CBD - (ACC3 I=ACC3 - M - CARRY) 
D2 3.0 
CALL GETOPN IMM1 ABUS. 
CALL SURTR TEMPI SREG1 OBUS. 
CALL SU3TP TEMP2 TEMPI SREG9. 
CALL NZVCS TEMP2 SREG1 DBUS SREG5 
MOVE SREG1 TEMP2 
ENDINSTR 
CPXD - COMPARE IX H/ MEMORY 
9C «».0 
CALL GETLOP TEMP3 IMM1 ABUS DBUS. 
CALL SUBTLO TEMP* SREG2 TEMP3. 













CALL ZERO TEMPI* SREG6. 
ENDINSTR 
LDXD - LOAD IX FROM ] MEMORY 
DE <♦. 0 
CALL GETLOP SREG2 IMM1 ABUS DBUS. 
CALL NZVLO SREG2 SREG5 SREG6 SREG7 
ENDINSTR 
LOSO - LOAO STACK POINTER FROM MEMORY 
SREG6  SREG7  SREG8. 
SREG6  SREG7  SREG8. 
SREG6  SREG7  SREG8. 
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9E <•. 0 
CALL     GETLOP STACKP IMM1 ASUS DBUS. 
CALL     NZVLO STACKP SREG5 SREG6 SREG7 
ENDINSTR 
STXD - STORE IX INTO HEMORY 
DF 5. 0 
CALL     STOLOP SREG2 IHM1 ABUS DBUS. 
CALL     NZVLO SREG2 SREG5 SREG6 SREG7 
ENDINSTR 
STSD - STORE STACK POINTER : INTO MEMORY 
9F 5.0 
CALL     STOLOP STACKP IMM1 A3US DBUS. 
CALL     NZVLO STACKP SREG5 SREG6 SREG7 
ENDINSTR 
ENDINSDEF 
DEFINE         GETOPN TEMPI TEMP2. 




DEFINE NZR     TEMPI  TEMP2  TEMP3  TEMPI*. 
CALL     SIGN     TEMPI  TEMP2. 
CALL     ZERC     TEMPI  TEMP3. 
MOVE     TEMPI*    0 
RETURN 
ENDINSTR 
DEFINE GETLOP  TEMPI  TEMP?  TEMP3  TEMPI*. 
CALL     GETOPN  TEMP2  TEMP3. 
MOVE     TEMP7   TEMPI. 
IKCR    TEMP5   TEMP3 
CALL     GETOPN  TEMP5  TEMP3. 
MOVE     TEMPB    TEMPI* 
CONCAT  TEMPI    TEMP7  »8»     TEMPS 
RETURN 
ENDINSTR 
DEFINE STOLOP  TEMPI  TEMP2  TEMP3  TEMPI*. 
AND      TEMP6   TEMPI  FF*16 
AND      TEMP5   TEMPI  FF00*16 
SHRL     TEMPS    TEMP5  8 
MOVE     TEMPI*   TEMP5 
MOVE     TEMP3    TEMP2 
HRITED 
MOVE     TEMPI*    TEMP6 




DEFINE NZVLO   TEM»1  TEMP2  TEMP3  TEMPI*. 
AND      TEMP5   TEMPI  ?000*16 
CLEAR    TEMP2 
IF       TEMP5    NE      0 
MOVE     TEMP2  1 
ENDIF 
CALL ZERO TEMPI      TEMP3. 
MOVE TEMPI* o 
RETURN 
ENDINSTR 

































































IF TEMP3 EO 0 
MOVE TEMPI TEMP? 
RETURN 
ENOIF 
IF TEMP3 EQ 1 
AOH TEM»1 TEMP?  FFFF*16 
RETURN 
ENDIF 
COMTHO TEMPI TEMP3 
AND TEMPI TEMPI FFFF*I6 
ADD TEMPI TEMP2 TEMPI 
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ADDAI - (ACCA t= ACCA » IMMED.) 
SB    2. 0 
ADO      TEMPI   SREGO  IMM1 
AND     TEMPI   TEMPI  FF*16 
CALL    HNZDCA  TEMPI  SREGO  IMM1   SREG3  SREG5  SREG6  SREG7  SREG8. 
MOVE    SREGO   TEMPI 
ENDINSTR 
AODBI - (ACCB »= ACCB ♦ IMMEO.) 
C9    2.0 
ADO     TEMPI   SREG1  IMM1 
AND     TEMPI   TEMPI  FF*16 
CALL    HNZVCA  TEMPI  SREG1  IMM1   SREG3  SREG5  SREG6  SREG7  SREG8. 
MOVE    SREG1   TEMPI 
ENDINSTR 
ADCAI - (ACCA «= ACCA » IMMED. ♦ CARRYI 
89    2. 0 
ADO     TEMPI   SREGO  IMM1 
ADO     TEMPI   TEMPI  SREGS 
AND     TEMPI   TEMPI  FF*16 
CALL    HNZVCA  TEMPI  SREGO  IMM1   SREG3  SREG5  SREG6  SREG7  SREGS. 
MOVE     SREGO   TEMPI 
ENOINSTR 
ADCBI - (ACCB x= ACCB • IMMED. ♦ CARRYI 
C9    2.0 
AOD      TEMPI    SREG1  IMM1 
ADO     TEMPI   TEMPI  SREG8 
AND      TEMPI   TEMPI  FF*16 
CALL    HNZVCA  TEMPI  SHEG1  IMM1   SREG3  SREGS  SREG6  SREG7  SREGS. 
MOVE    SREG1   TEMPI 
ENOINSTR 
ANDAI - (ACCA := ACCA .AND. IMMEO.) 
8*     2. C 
AND     SREGO   SREGO  IMM1. 
CALL    NZR     SREGO  SREG5  SREG6  SREG7. 
ENDINSTR 
ANDBI - (ACCB 1= ACCB .AND. IMMED.) 
C*     2.0 
AND     SREG1   SREG1  IMM1 
CALL    NZR     SREG1  SREG5  SREG6  SREG7. 
ENOINSTR 
BITAI - (ACCA .AND. IMMED.) 
85    2.0 
ANO     TEMPI   SREGO  IMM1 
CALL    NZR    TEMPI  SREG5  SREG6  SREG7. 
ENDINSTR 
BITBI - (ACCB .AND. IMMEO.) 
C5    2. 0 
AND      TEMPI   SREG1  IMM1 
CALL    NZR    TEMPI  SREG5  SREG6  SREG7. 
ENDINSTR 
CMPAI - COMPARE ACCA W/ IMMED. 
81     2.  3 
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CALL NZVCS TTMD1      SS^GO      I!1M1 SRIG5       SREG6      SREG7      SREG8. 
ENDINSTR 
CMF3I    -    COMPARE    ACC3   K/   IMMET. 
Cl 2.1 
CALL Sim<= TrM°l      SREGl       IMM1. 
CALL NZVCS TEMPI      SREGO      IMM1 SREG5       SREG6      SREG7      SREG8. 
ENDINSTR 
EORAI    -   EXCLUSIVE    OR    ACCA    H/   IMMEO. 
88 z.: 
XOR      SREGO   SREGO  IMfl 
CALL     NZR      SREGO  SREG5  SREG6  SREG7. 
ENDINSTR 
EORBI - EXCLUSIVE OR ACC3 W/ IMMED. 
C8     2. 0 
XOR      SREGl    SREGl  IMM1 
CALL     NZR      SREG1  SREG5  SREG6  SREG7. 
ENDINSTR 
LOAAI - LOAO ACCA FROM IMMEO. 
86     2. 0 
MOVE     SREGO   IKM1 
CALL    NZR     SREGO  SREG5  SREG6  SREG7. 
ENDINSTR 
LOABI - LOAO ACC3 FROM IMMEO. 
Co    2.3 
MOVE     SREG1   IMM1 
CALL    NZR     SREG1  SREG5  SREG6  SREG7. 
ENDINSTR 
ORAAI - (ACCA 1= ACCA .OR. IMMEO.) 
8A     2.C 
OR       SREGO   SREGO  IMM1 
CALL     NZR      SREGO  SREG5  SREG6  SREG7. 
ENDINSTR 
ORABI - (ACC8 1= ACC9 .OR. IMMED.) 
CA     2.0 
OR      SREG1   SREG1  IMM1 
CALL    NZR     SREGl  SREG5  SREG6  SREG7. 
ENDINSTR 
SUBAI - (ACCA 1= ACCA - IMMEO.) 
80     2.0 
CALL     SUBTR   TEMPI  SREGO  IMM1. 
CALL    NZVCS   TEMPI  SREGO  IMM1   SREG5  SREG6  SREG7  SREGB. 
MOVE    SREGO   TEMPI 
ENDINSTR 
SUBBI - (ACCB t= ACCB - IMMED.) 
CO     2.0 
CALL     SUBTR   TEMPI  SREG1  IMM1. 
CALL    NZVCS   TEMPI  SREG1  IMM1   SREG5  SR£G6  SREG7  SREG8. 
MOVE    SREG1   TEMPI 
ENDINSTR 
S3CAI - (ACCAI=ACCA - IMMED. - CARRY) 
82     2. C 
CALL    SUBTR   TEMPI  SREGO  IMM1. 
CALL     SUBTR   TFMP2  TEMPI  SREG8. 
CALL    NZVCS   TEMP2  SREGO  IMM1   SREG5  SREG6  SREG7  SREG8. 
MOVE    SREGO   TEMP2 
ENDINSTR 
S8CBI - (ACCB »=ACCB - IMMEO. - CARRY) 



























































- 99 - 
CALL SUBTR TEMPI SREG1 IMM1. 
CALL SU3TR TEMP2 TEMPI SREG8. 
CALL NZVCS TEMP2 SREG1 IMM1 
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CPXI   -   COMPARE   IX   W/   IMMEO. 
«C 3.0 
CALL SUBTLO      TEMP%      SREG2      IMM1. 
AND TEMPI TEMPI*      8000*16 
CLEA* SREG5 
CLEAR SREG7 
IF TEMPI NE 0 
MOVE SREG5      1 
MOVE SREG7      1 
ENDIF 
CALL ZERO TEMP««     SREG6. 
ENOINSTR 
LDXI    -   LOAO   IX   FROM   IMMED. 
CE 3. 0 
MOVE SREG2 IMM1. 
CALL NZVLO        SREG2     SREG5      SREG6      SREG7. 
ENOINSTR 
LOSI    -   LOAO   STACK   POINTER   FROM   IMMEO. 
8E 3.0 
MOVE STACKP       IMM1 
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AOOAX - IACCA «= ACCA ♦ Ml 
AS    5.0 
CALL GETJOP IMM1 SREG2 
ADD TEMPI SREGO OBUS 
AND TEMPI TEMPI FF*16 
CALL HNZVCA TEMPI SREGO 
MOVE SREGO TEMPI 
ENDINSTR 
AOOSX - (ACCE 1 t= ACC3 ♦ M) 
EB    5. 0 
CALL GETXOP IMM1 SREG2 
d             ADO TEMPI SREG1 OBUS 
ANO TEMPI TEMPI FF*16 
CALL HNZVCA TEMPI SREG1 
MOVE SREG1 TEMPI 
ENDINSTR ► 
AOCAX - CACCA i t-    ACCA ♦ M f CARRYI 
A9     5. 0 
CALL GETXOP IMH1 SREG2 
ADO TEMPI SREGO OBUS 
ADD TEMPI TEMPI SREG8 
ANO TEMPI TEMPI FF*16 
CALL HNZVCA TEMPI SREGO 
MOVE SREGO TEMPI 
ENDINSTR 
ADCBX - IACC8 l= ACCfl » M * CARRY) 
E9    5.0 
CALL GETXOP IMM1 SREG2 
ADD TEMPI SREG1 OBUS 
ADO TEMPI TEMPI SREG8 
ANO TEMPI TEMPI FF*16 
CALL HNZVCA TEMPI SREG1 
MOVE SREG1 TEMPI 
ENDINSTR 
ANDAX - (ACCA := ACCA .AND. M) 
A<»   5. a 
CALL GETXOP IMM1 SREG2 
AND SREGO SREGO OBUS. 
CALL NZR SOEGQ SREG5 
ENOINSTR 
ANDBX - IACCB l= ACC9 .AND. M) 
E<»    5.0 
CALL GETXOP IMM1 SREG2 
ANO SREG1 SREG1 D3US 
CALL NZR SREG1 SREG5 
ENDINSTR 
BITAX - <ACCA .AND. MEMORY! 
A5    5.0 
CALL GETXOP IMM1 SREG2 
ANO TEMPI SREGO DBUS 
CALL NZR TEMPI SREG5 
ENDINSTR 
BITBX - 1ACC3 .AND. MEMORY! 
A3US. 
DBUS   SREG3  SREG5  SREG6  SREG7 
A3US. 
DBUS   SREG3  SREG5  SREG6  SREG7 
ABUS. 
OBUS   SREG3  SREG5  SREG6  SREG7 
ABUS. 
DBUS   SREG3  SREG5  SREG6  SREG7 
ABUS. 
SREG6  SREG7. 
ABUS. 
SREG6  SREG7. 
ABUS. 
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E5 5.3 
CALL GETXOP IMM1 SREG2 A0US. 
AND TEMPI SREG1 09US 
CALL NZR TEMPI SREG5 SREG6 
ENDINSTR 
CLRX - CLEAR MEMORY 
6F 7.0 








CMPAX - (COMPARE ACCA WITH KEMORYt 
Al 5. 0 
CALL GETXOP IMM1 SREG2 ASUS. 
CALL SUBTR TEMPI SREGO DBUS. 
CALL NZVCS TEMPI SREGO 08US 
SREG7. 
SREG5  SREG6  SREG7  SREG8. 
ENDINSTR 
CNPBX - (COMPARE ACC9 WITH MEMORYI 
El     5. 0 
CALL    GETXOP  IMM1   SREG2  ABUS. 
CALL    SUBTR   TEMPI  SREG1  DBUS. 
CALL    NZVCS   TEMPI  SREGO  DBUS   SREG5  SREG6  SREG7  SREG8. 
ENDINSTR 
COMX - 1»S COMPLEMEN1 • MEMORY 
63 7. 1 
CALL GETXOP IfMl SREG2 ABUS. 
COMONE 03US DBUS 
AND DBUS DBUS FF*16 
WRITEO 
CALL NZR DBUS SREG5 SREG6 
MOVE SREG8 1 
ENOINSTR 
NEGX - 2*S COMPLEMEN1 ' MEMORY 
60 7. 0 
CALL GET*0» IMM1 SREG2 ABUS. 
COMTWO DBUS o*us 
AND OBUS DBUS FF*16 
WRITEO 
CALL NZR DBUS SREG5 SREG6 
CALL SETV OBUS SREG7 80*16. 
CALL SETV SREG6 SREG8 0. 
ENDINSTR 
DECX - DECREMENT MEMORY 
6A 7. 0 
CALL GETXOP IMM1 SREG2 ABUS. 
CALL SETV DBUS SREG7 80*16. 
ADD 03US DBUS FF*16 
AND DBUS DBUS FF*16 
WPITEO 
CALL NZR DBUS SREG5 SREG6 
ENOINSTR 
EORAX - EXCLUSIVE OR ACCA W/ MEMORY 
AS 5.0 
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XOR SREGO SPEGO 08US 
CALL NZR SREGO SREG5 SREG6 SREG7. 
ENOINSTR 1 
EORBX - EXCLUSIVE OR ACCB H/ MEMORY 
EB 5. D 
CALL GETXOP IMM1 SREG2 ABUS. 
XOR SREG1 SPEG1 OBUS 
CALL NZR SREGl SREG5 SREG6 SREG7. 
ENOINSTR 
INCX - INCREMENT MEMORY 
6C 7.0 
CALL GETXOP IMM1 SREG2 ABUS. 
CALL SETV oaus SREG7 7F*16. 
I NCR OBUS OBUS 
AND DBUS DBUS FF*16 
HRITED 
CALL NZR OBUS SREG5 SREG6 TEMP7. 
ENOINSTR 
LDAAX - LOAO ACCA FROM MEMORY 
A6 5.0 
CALL GETXOP IMM1 SREG2 ABUS. 
MOVE SREGO DBUS 
CALL NZR SREGO SREG5 SREG6 SREG7. 
ENOINSTR 
LOA8X - LOAO ACCB FROM MEMORY 
E6 5.0 
CALL GETXO" IMM1 SREG2 ABUS. 
MOVE SREG1 D9US 
CALL NZR SREGl SREG5 SREG6 SREG7. 
ENOINSTR 
ORAAX - CACCA := ACCA .OR. Ml 
AA 5. 0 
CALL GETXOP IHM1 SREG2 ABUS. 
OR SREGO SREGO DBUS 
CALL NZR SREGO SREG5 SREG6 SREG7. 
ENOINSTR 
ORABX - IACCB «= ACCB .OR. M) 
EA 5. 0 
CALL GETXOP IHM1 SREG2 ABUS. 
OR SREG1 SREGl DBUS 
CALL NZR SREGl SREG5 SREG6 SREG7. 
ENOINSTR 
ROLX - ROTATE LEFT, MEMORY 
69 7. 0 
CALL GETXOP IMM1 SREG2 ABUS. 
SHLL TEMPI DBUS 1 
OR TEMPI TEM<>1 SREG8 
CALL N7VCB TEMPI OBUS SREG5 SREG6 
MOVE OBUS TEMPI 
HRITED 
ENDINSTR 
RORX - RiBTATE RIGHT, MEMORY 
66 7.0 
CALL GETJOP IMM1 SREG2 A3US. 
SHRL TEMPI DBUS 1 
IF SREG8 NE 0 
OR TEMPI TEMPI 80*16 
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CALL    NZVCB   TEMPI  09US   SREG5  SREG6  SREG7  SREG8  1. 
MOVE     03U5     TEMPI 
WRITEO 
ENOINSTR 
ASLX - SHIFT LEFT, ARITHMETIC, MEMORY 
68     7.0 
CALL    GETXOP  IMM1   SREG2  ABUS. 
SHLL    TEMPI   OauS   1 
CALL    NZVCB   TEMPI  OBUS   SREG5  SREG6  SREG7  SREG8  80*16. 
MOVE     03US     TEMPI 
MRITED 
, ENOINSTR 
ASRX - SHIFT RIGHT, ARITHMETIC, MEMORY 
67     7.0 
CALL    GETXOP  IMM1   SREG2  A9US. 
SHRA     TEMPI    OBUS   1 
CALL    NZVCB   TEMPI  DBUS   SREG5  SREG6  SREG7  SREG8  1. 
MOVE    OBUS    TEMPI 
WRITED 
ENOINSTR 
LSRX - LOGICAL SHIFT RIGHT, MEMORY 
6«,     7. 0 
CALL     GETXOP  IMM1   SREG2  ABUS. 
SHRL     TEMPI   09US   1 
CALL    NZVCB   TEMPI  OBUS   SREG5  SREG6  SREG7  SREG8  1. 
MOVE     D3US     TEMPI 
MRITED 
ENOINSTR 
TSTX   -   TEST   MEMORY 
60 7.0 
CALL GETXOP      IMM1 SREG2      ABUS. 
CALL NZR 06US SREG5      SREG6      SREG7. 
CLEAR SREG8 
ENOINSTR 
STAAX - STORE ACCA INTO MEMORY 
A7    6.0 
CALL     GETXOP  IMM1    SREG2  ABUS. 
MOVE    03US    SREG0 
WPITED 
CALL    NZR     09US   SREG5  SREG6  SREG7. 
ENOINSTR 
STABX - STORE ACCB INTO MEMORY 
E7    6. 0 
CALL    GETXOP  IMM1   SREG2  A9US. 
MOVE    OBUS    SREG1 
HRITEO 
CALL    NZR     09US   SREG5  SREG6  SREG7. 
ENOINSTR 
SU8AX - IACCA J= ACCA - M> 
A0     5. 0 
CALL    GETXOP  IMM1   SREG2  ABUS. 
CALL     SU9TR   TEMPI  SREG0  OBUS. 
CALL    NZVCS   TEMPI  SREGO  DBUS   SREG5  SREG6  SREG7  SREG8. 
MOVE    SREGO   TEMPI 
ENOINSTR 
SUBBX - (ACC9 1= ACCB - M) 
EO    5. 0 
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CALL SU3TP TCMP1 SREG1 D3US. 
CALL NZVCS TEMPI SREG1 DBUS   SRFG": 
MOVE SRE&l TEMPI 
ENDINSTR 
S9CAX - (ACCAI=ACCA ■ - H - CARRY! 
A2 c. : 
CALL GETXOP IMM1 SREG2 A3US. 
CALL SUBTP TEMF1 SREGO OBUS. 
CALL SU3TP TEMP? TEMPI SREG8. 
CALL NZVCS TEMP2 SREGO DBUS   SREG5 
MOVE SREGO TEMP2 
ENOINSTR 
S3C3X - (ACC3 :=ACC3 - M - CAPKYI 
E2 5.: 
CALL GETXOP IMM1 SREG2 ABUS. 
CALL SU8TR TEMPI SREG1 DEUS. 
CALL SU3TR TEMP2 TEMPI SREGH. 
CALL NZVCS TEMP2 SREG1 D3US   SREG5 
MOV" SREG1 TEMP2 
ENOINSTR 
CPXX - COMPARE IX M/ MEMORY 
AC 6.0 
CALL GETXOP IMM1 SREG2 ABUS. 
MOVE TEMPI OBUS 
INC9 A3US A3US 
READD 
MOVd TEMP2 DBUS 
CONCAT TEMP3 TEMPI (S) TEMF2 
CALL SU3TLO TEMFC, SREG2 TEMP3. 
AND TEMPI T^MPI. 8000*16 
CLEA3 SREG5 
CLEAR SREG7 
IF TEMPI NE 0 
MOVE S.REG5 1 
MOVE SREG7 1 
ENDIF 
CALL ZERO TEMFI. SREG6. 
ENOINSTR 
LOXX - LOAO IX FROM MEMORY 
Et 6. 0 
CALL GETXOF IMM1 SREG2 ABUS. 
MOVE TEMPI D9US 
INCR A9US A9US 
READD 
MOVE TEMP2 DRUS 
CONCAT SREG2 TEMPI (B> TEMP2 
CALL NZVLO SREG2 SREG5 SREG6  SREG7. 
ENDINSTR 
LOSX - LOAD STACK POINTER FROM MEMORY 
AE 6.0 
CALL GETXOP IMM1 SREG2 ABUS. 
MOVE TEMPI OBUS 
I NCR ABUS ABUS 
READD 
MOVE TEMP2 D9US 
CONCAT STACKP TEMPI (8) TEMP2 
CALL NZVLO STACKP SREG5 SREG6  SREG7. 
ENDINSTR 
SREG6  SREG7  SREG6. 
SREG6  SREG7  SREGB. 
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STxx -   STO = E IX    INTO MEMORT 
EF 7. C 
ADO A3US SREG2 IMf 1 
AND *3Ui A?US FFFF*16 
CALL STOLOP SREG2 ABUS         ABUS D9US. 
CALL N7VLO SPEG2 SREG5      SREG6 SREG7 
ENDINSTR 
STSX -   STORE STACK   POINTER INTO   MEMORY 
AF 7.0 
ADO ABUS SREG2 IMM1 
AMD A3U3 A3US FFFF*16 
CALL STOLOP STACKP ABUS         ASUS D8US. 
CALL NZVLO STACKP SREG5      SREG6 SREG7 
ENDINSTR 
JMFX -   JUMP, INDEXES 
6E <». 0 
ADD PC SREG2 IMM1 
AND PC PC FFFF*16 
ENDINST ^ 
J3RX -   JUM° TO   SUBROUTINE 
AD fl.O 
MOV£ TEMPI PC 
AND TEMP3 TEMPI FF*16 
AND TEMPI. TEMPI FF0Q*16 
SHRL TEMP*. TEMPI* 1 
PUSH TEMF3 
PUSH TEMPU 
ADD PC SREG2 IMM1 
AND PC PC FFFF+16 
ENDINSTR 
ENOINSDEF 
DEFIN r GETXOP TEMPI TEMP2      TEMF3. 
ADD TEM?3 TEM°1 TEMP2 








































CLS6 32 6 
CLS6 327 
CLS6 329 























IACC3 I ACCB ♦ M) 
d.D 
CALL    GETEOP 
ADO     TEMPI 
AND     TEMPI 
CALL    HNZVCA 
MOVE    SREG1 
ENOINSTR 





























ANDAE - (ACCA t= ACCA 
Bit     <t. 0 
CALL    GETEOP 
AND      SREGO 
CALL     NZR 
ENOINSTR 






















CALL    GETEOP 
AND     SREGl 
CALL    NZR 
ENOINSTR 
BITAE - (ACCA iAND. 
85    d.O 
CALL    GETEOP 
AND      TEMPI 
CALL     NZR 
ENOINSTR 














DBUS   SREG3  SREG5  SREG6  SREG7  SREG8. 
» M ♦ CARRYI 
«..0 
CALL    GETEOP IMM1   ABUS. 
ADD     TEMPI SREGO  OBUS 
ADO     TEMPI TEMPI  SREG8 
AND     TEMPI TEMPI  FF*16 
CALL    HNZVCA TEMPI  SREGO 
MOVE    SREGO TEMPI 
ENOINSTR 
AOCBE - (ACCB 1= ACCB ♦ M «■ CARRYI 
F9 
OBUS   SREG3  SREG5  SREG6  SREG7  SREG8. 
OBUS   SREG3  SREG5  SREG6  SREG7  SREG8. 
DBUS   SREG3  SREG5  SREG6  SREG7  SREG8. 
SREG6  SREG7. 
SREG6  SREG7. 
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F5 «..o 
CALL GETEOP IMM1 ABUS. 
AND TEMPI SREG1 DBUS 
CALL NZR TEMPI SREG5 SREG6 
ENOINSTR 
CLRE - CLEAR MEMORT 
7F 6.0 








CMPAE - «COM. "ARE ACCA WITH MEMORY) 
Bl <4.0 
CALL GETEOP IPM1 ABUS. 
CALL SU3TR TEMPI SREGO 03US 
CALL NZVCS TEMPI SREGO DBUS 
SREG7. 
ENOINSTR 
CMP9E - ICOMPARE ACCB WITH MEMORY! 
Fl     I..0 
CALL    GETEOP  IMM1   ABUS. 
CALL    SU3TR   TEMPI  SREG1 




SREG5  SREG6  SREG7  SREG8. 
SREG5  SREG6  SREG7  SREG8. 
COME - 1»S COMPLEMEN1 ' MEMORY 
73 6.0 
CALL GETEOP IMM1 ABUS. 
COMONE OBUS D9US 
AND OBUS naus FF + 16 
HRITEO 
CALL NZR onus SREG5 SREG6 
MOVE SREG8 1 
ENOINSTR 
NEGE - 2»S COMPLEMEN1 " MEMORY 
70 6.0 
CALL GETEOP IMM1 ABUS. 
COMTHO OBUS DBUS 
AND D3US OBUS FF*16 
HRITEO 
CALL NZR OBUS SREG5 SREG6 
CALL SETV DBUS SREG7 80*16. 
CALL SETV SREG6 SREG8 0. 
ENOINSTR 
DECE - DECREMENT MEMORY 
7A 6.0 
CALL GETEOP IMM1 ABUS. 
CALL SETV 08US SREG7 80+16. 
AOO D3US DBUS FF + 16 
AND D3US DBUS FF + 16 
HRITEO 
CALL NZR DBUS SREG5 SREG6 
ENOINSTR 
EORAE - EXCLUSIVE OR ACCA H/ MEMORY 
B8 <*.o 































































XOR SREGO SREGO OBUS 
CALL NZR SREGO SREG5 
ENOINSTfi »
EORBE - EXCLUSIVE OR ACCB H/ MEMOR 
F8 *.0 
CALL GETEOP IMM1 ASUS. 
XOR SREGt SREG1 OBUS 
CALL NZR SREG1 SREG5 
ENOINSTR 
INCE - INCREMENT MEMORY 
7C 6. 0 
CALL GETEOP IMM1 A3US. 
CALL SETV OBUS SREG7 
I NCR OBUS DBUS 
AND D8US OBUS FF*16 
HRITEO 
CALL NZR OBUS SREG5 
ENDINSTR 
LQAAE - LOAO ACCA FROM MEMORY 
B6 *.o 
CALL GETEOP IMM1 ABUS. 
MOVE SREGO OBUS 
CALL NZR SREGO SREG5 
ENDINSTR 
LOA8E - LOAD ACC3 FROM MEMORY 
F6 *.o 
CALL GETEOP IMM1 ABUS. 
MOVE SREG1 oeus 
CALL NZR S9EG1 SREG5 
ENDINSTR 
ORAAE - CACCA t= ACCA .OR. N) 
BA *.0 
CALL GETEOP IMM1 ABUS. 
OR SREGO SREGO OBUS 
CALL NZR SREGO SREG5 
ENDINSTR 
ORABE - IACCB := ACCB .OR. M) 
FA *. 0 
CALL GETEOP IMM1 ABUS. 
OR SREG1 SREG1 DBUS 
CALL NZR SREG1 SREG5 
ENDINSTR 
ROLE - ROTATE LEFT, MEMORY 
79 6. 0 
CALL GETEOP IMM1 ABUS. 
SHLL TEMPI DBUS 1 
OR TEMPI TEMPI SREG8 
CALL NZVCB TEMPI DBUS 
MOVE OBUS TEMPI 
HRITEO 
ENDINSTR 
RORE - ROTATE RIGHT, MEMORY 
76 6.0 
CALL GETEOP IMM1 ABUS. 
SHRL TEMPI DBUS 1 
IF SREG8 NE 0 
OR TEMPI TEMPI 
SREG6     SREG7. 
SREG6     SREG7. 
7F*16. 
SREG6      TEMP7. 
SREG6      SREG7. 
SREG6      SREG7. 
SREG6      SREG7. 
SREG6      SREG7. 
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CALL    NZVCB   TEMPI  OBUS   SREG5  SREG6  SREG7  SREG8  1. 
MOVE    DBUS    TEMPI 
HRI1ED 
ENDINSTR 
ASLE - SHIFT LEFT, ARITHMETIC, MEMORY 
78      6.0 
CALL    GETEOP  IMM1   ABUS. 
SHLL    TEMPI   08US   1 
CALL    NZVCB   TEMPI  OBUS   SREG5  SREG6  SREG7  SREGB  80*16. 
MOVE     D3US     TEMPI 
WRITEO 
ENDINSTR 
ASRE - SHIFT RIGHT, ARITHMETIC, MEMORY 
77     6.0 
CALL    GETEOP  IMM1   ABUS. 
SHRA    TEMPI   09US   1 
CALL    NZVCB   TEMPI  OBUS   SREG5  SREG6  SREG7  SREGB  1. 
MOVE    09US    TEMPI 
WRITEO 
ENDINSTR 
LSRE - LOGICAL SHIFT RIGHT, MEMORY 
71* 6.0 
CALL     GETEOP  IMM1    ABUS. 
SHRL    TEMPI   OBUS   1 
CALL    NZVCB   TEMPI  OBUS   SREG5  SREG6  SREG7  SREGB  1. 
MOVE    03US    TEMPI 
WSITEO 
ENDINSTR 
TSTE - TEST MEMORY 
7D     6.0 
CALL     GETEOP  IHM1   ABUS. 
CALL    NZR     09US   SREG5  SREG6  SREG7. 
CLEAR   SREG6 
ENDINSTR 
STAAE - STORE ACCA INTO MEMORY 
37    6.0 
CALL     GETEOP  IMM1    ABUS. 
MOVE     D3US     SREG0 
WRITEO 
CALL    NZR     09US   SREG5  SREG6  SREG7. 
ENDINSTR 
STA8E - STORE ACC3 INTO MEMORY 
F7    6.0 
CALL     GETEOP  IMM1    ABUS. 
MOVE    OBUS    SREG1 
WRITEO 
CALL    NZR     OBUS   SREG5  SREG6  SREG7. 
ENDINSTR 
SUBAE - (ACCA := ACCA - H> 
B0    «..0 
CALL     GETEOP  IMM1    ABUS. 
CALL    SU3TR   TEMPI  SREG0  DSUS. 
CALL    NZVCS   TEMPI  SREG0  OBUS   SREG5  SREG6  SREG7  SREG8. 
MOVE    SREGO   TEMPI 
ENDINSTR 
SU8BE - (ACC8 := ACCB - Ml 
F0    U.O 
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CALL SU3TR TEMPI SREG1 03US. 
CALL NZVCS TEMPI SREGl □ BUS 
MO\/-: SRE&l TrMPl 
ENDINSTR 
S3CAE - <acc Al=ACCA -    -   -    CARRY) 
R2 1*. j 
CALL GETEOP IMM1 A3US. 
CALL SU3TR TEMPI SREG3 D3US. 
CALL SU3TR TEMP2 TEMPI SREG8. 
CALL NZVCS TEMP2 SREGO OEUS 
MOVE SREGO TEMP2 
ENDINSTR 
S3C3- ■    -    (ACC3 !=ACC3 - M - CARRY) 
F2 i..; 
CALL GETEOP 1MM1 A3US. 
CALL SUTT = TEM«1 SREGl oeus. 
CALL SU9TP TEMP2 TEMPI SREG8. 
CALL NZVCS TEM°2 SREGl OPUS 
MOV- SREGl TEMP2 
ENDINSTR 
C^XE - COMPA RE IX W/ MEMORY 
BC c. 1 
CALL GET-! OF IMM1 A3US. 
^OVE TEMPI n=us 
INCR A8US AEU3 
REAOO 
MOVE TE«P2 D3U3 
CONCAT TE-1P3 TEMPI C8» TEPF2 
CALL SU3TL0 T^MP*. SREG2 TEMP3. 
AND TEM°1 T-MPI* 8 0 0 0 *1 f 
CLEAR SREG5 
CLEAR SREG7 
IF TEMPI NE c 
MOVE SREG5 1 
MOVE S"EG7 1 
ENDIF 
CALL ZERO TEMPI* SREG6. 
ENDINSTR 
LOXE - LOAD IX FROC MEMORY 
Ft 6.0 
CALL GETEOP IMM1 ABUS. 
MOVE TEMPI DPUS 
INCR A3US A3US 
REAOD 
MOV; TEMP2 OBUS 
CONCAT SREG2 TEMPI (81 TEMP2 
CALL NZVLO SREG2 SREG5 SREG6 
ENDINSTR 
LOSE - LOAD STACK °OINTER FROM MEMORY 
BE 6. 0 
CALL GETEOP IMM1 ABUS. 
MOVE TEMPI 09US 
INCR ASUS ASUS 
READO 
MOVE TEMP2 D3US 
CONCAT STACKP TEMPI (8) TEMF2 
CALL NZVLO STACKF ' SREG5 SREG6 
ENDINSTR 
CLS7 233 























































SREG7. CLS7 289 
CLS7 290 
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STXE -    STORE    IX    INTO   MEMORY 
PC 6. 0 
CALL            STOLOP      SREG2 IMM1          A9US D9US. 
CALL            NZVLO         SREG2 SREG5      SREG6 SREG7 
ENOINSTR 
SToE -   STO*E    STACK   POINTER   ' INTO   MEMORY 
3F 6.0 
CALL            STOLOP      STACK" IMM1          A3US OBUS. 
CALL            NZVLO         STACKP SREG5      SREG6 SREG7 
ENOINSTR 
JMPE -   JUMP,    EXTENDED 
7E 
MOVE            PC                  I1M1 
ENOINSTR 
JSRE -   JUMP   TO   SU6F0UTINE 
90 9. 0 
hOVE            TEMPI      PC 
AND               TEMP3         TEMPI FF*16 
AND               TEMPI*         TEMPI FF0 0+16 
SHRL            TEMPt.         TEM°«» 1 
PUSH     TEMP3 
PUSH     TEMPI. 
MOVE     PC       IfMl 
ENOINSTR 
ENOINSDEF 
DEFINE GETEOP  TEMPI  TEMP2. 
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